

Worst Case Analysis

CDRL No. 12B
Initial Release, Revision --
Issued November 8, 1993

Earth Sensor Assembly
for the
Tropical Rainfall Measuring Mission
Observatory

NASA Contract No. NAS5-32463

Prepared by:

EDO Corporation
Barnes Engineering Division
Shelton, CT 06484

Prepared for:

NASA Goddard Space Flight Center
Greenbelt, MD 20771

N94-24754

Unclass

G3/33 0206782

(NASA-CR-189320) WORST CASE
ANALYSIS: EARTH SENSOR ASSEMBLY FOR
THE TROPICAL RAINFALL MEASURING
MISSION OBSERVATORY (Barnes
Engineering Co.) 132 p

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE November 1993	3. REPORT TYPE AND DATES COVERED Contractor Report	
4. TITLE AND SUBTITLE Worst Case Analysis, CDRL Item 12B, Initial Release			5. FUNDING NUMBERS NAS5-32463	
6. AUTHOR(S) Michael P. Conley				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Barnes Engineering Company 88 Long Hill Cross Roads P.O. Box 867 Shelton, CT 06484-0867			8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) National Aeronautics and Space Administration Washington, D.C. 20546-0001			10. SPONSORING/MONITORING AGENCY REPORT NUMBER CR-189320	
11. SUPPLEMENTARY NOTES				
12a. DISTRIBUTION/AVAILABILITY STATEMENT Unclassified-Unlimited Subject Category 33			12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) This worst case analysis verifies that the TRMMESA electronic design is capable of maintaining performance requirements when subjected to worst case circuit conditions. The TRMMESA design is a proven heritage design and capable of withstanding the most worst case and adverse of circuit conditions. Changes made to the baseline DMSP design are relatively minor and do not adversely effect the worst case analysis of the TRMMESA electrical design.				
14. SUBJECT TERMS TRMMESA electronic design			15. NUMBER OF PAGES 131	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified	19. SECURITY CLASSIFICATION OF ABSTRACT Unclassified	20. LIMITATION OF ABSTRACT Unlimited	

TRMMESA WORST CASE ANALYSIS

Purpose:

This worst case analysis verifies that the TRMMESA electronic design is capable of maintaining performance requirements when subjected to worst case circuit conditions.

Method:

Each electrical part in the design was derated to account for the effects due to initial tolerance, temperature, age, and radiation. The net degradation was determined by RSSing the contributions attributed to each degradation term.

The effects of initial tolerance and temperature were determined by consulting component data book specifications. The temperature range assumed for the analysis was -15C to 65C, with exception to the A2 power supply board which is required to start at the low temperature extreme of -25C. The qual temperature range for the TRMMESA design is -15C to 50C; thus the analysis allows for a 15C component temperature rise above the qual ambient. (The qual temperature range might possibly be changed to -15C to 35C. One of the major reasons for this possible spec. change is to allow the ORS loop to maintain the loss to space at a fixed level. The loop is subject to run out of available heater power at the higher temperature extremes.)

The degradation attributed to age was determined by referencing the guidelines used on the DMSP and TIROS programs, which are similar to the TRMMESA requirements. The DMSP and TIROS guidelines are in most cases based on MIL-STD-1547 derating criteria. (As a side note, most of the electrical parts for the TRMMESA design are being transferred from DMSP stock.)

Finally, radiation degradation was determined by once again referencing the guidelines used for the DMSP program. In those few cases for which the DMSP guidelines contained no information on the part in question, radiation degradation was determined by referencing other sources available at Barnes.

The electrical parts in the design are exposed to a maximum radiation level of 1.84KRAD, determined by referencing document CDRL #10B which just considers the radiation shielding provided by the 20mil. aluminum end cover of the unit. As discussed by document CDRL #10B, in actuality, the radiation exposure levels are closer to about .1KRAD.

The design is required to meet a ten times safety margin, which means that the worst case radiation level to be considered is 18.4KRAD. The DMSP radiation derating information for electrical components is all at a minimum level of 50KRAD. Thus, the radiation degradation assumed for the worst case analysis is very conservative and the total RSS

effects due to all of the degradation terms is also in general very conservative since often the radiation term is the most significant contributor.

Appendix A. of this document contains the DMSP guidelines referenced for age and radiation derating as well as the electrical schematics and a system timing diagram of the similar DMSP design.

Summary:

A1 Board:

The +/- 10V regulators located on the A1 board can tolerate worst case circuit conditions and maintain required performance.

The dc offsets at each output stage on the A1 board is at an acceptable limit.

A2 Board:

The A2 power supply is guaranteed to maintain oscillation after start-up.

The start-up of the power supply board is dependent on the gain of the start transistor being sufficient. No radiation degradation information has been found for the start transistor yet. So, until radiation information for the 2N4405 is available, the analysis can not be completed. No problems are anticipated since the circuit has a great deal of safety margin, but information on the 2N4405 is required to complete the power supply analysis.

The primary current drive capability of the power supply is sufficient to support the primary current loading.

The power supply over current limit trip point is appropriately set at 200mA nominal.

The secondary voltage outputs headroom, gain, and tolerance is sufficient to maintain good regulation and drive the required loads.

The worst case in-rush current meets TRMM specifications.

A3 Board:

Locations Q10 and Q12 on the A3 board should be selected for a low initial gate to source threshold voltage in order to ensure that the FET's will operate properly at these two locations.

With exception to the above requirement, the A3 board demod logic, integrator logic, and comparator logic can tolerate worst case circuit conditions and maintain required performance.

The total A3 board A/D conversion error is 36 counts worst case, which is an acceptable worst case delta

A4 Board:

Locations Q1, Q2, and Q11 on the A4 board should be selected for a low initial gate to source threshold voltage to ensure proper operation.

With exception to the above requirements, the ORS servo loop logic and the reference voltage logic is capable of operating over worst case circuit conditions.

The A4 board telemetry meets TRMM specifications.

The ORS servo loop dc offsets are acceptable.

The drive to the ORS heater is sufficient.

The reference run-out voltage circuitry offset and tolerance is acceptable.

A14 Board:

The analysis of the 17V regulator requires radiation degradation information on the 2N5662 transistor in order to verify that the gain is sufficient to drive the primary load. No problems are anticipated, but the analysis requires additional information in order to complete the A14 board calculations.

The A14 board telemetry meets TRMM specifications.

A5 Board:

The line sync and data clock receiver circuitry can tolerate worst case conditions and has sufficient ac and dc hysteresis to ensure proper operation. Further, the circuitry meets the TRMM specifications with regard to redundancy and input logic level requirements.

The data and data ready outputs meet TRMM specifications.

The series/shunt and demod logic has been properly modified to accommodate simultaneous dual channel operation.

The maximum time required to achieve sync. with the space craft line sync is 45 seconds.

In order to complete the A5 board analysis, radiation degradation for the oscillator must be entered into the calculations. No problems are anticipated since once again the design ~~can~~ has a large safety margin.

A5, A6, and A7 Logic:

The logic and timing for the A5,A6 and A7 boards has not been analyzed in detail. The type of logic used in the design is CMOS CD4000 type. The clock rates of the system are relatively slow, rendering effects such as propagation delay and rise/fall times negligible.

General:

In general the TRMMESA design is a proven heritage design and capable of withstanding the most worst case and adverse of circuit conditions. Changes made to the baseline DMSP design are relatively minor and do not adversely effect the worst case analysis of the TRMMESA electrical design.

A1 BOARD PREAMP

TOPICS TO BE CONSIDERED

1. +/- 10V REGULATOR REQUIREMENTS
2. DC OFFSETS OF FIRST AND SECOND STAGE
3. COMPOSITE FREQUENCY RESPONSE OF THE PREAMP

1. +/- 10V REGULATORS

gain requirements:

The available base drive for both the +10V regulator and the -10V regulator is given by:

$$I_b = I_p(1N5297) - I_z(1N4625)$$

where

$$I_p(1N5297) = \text{spec} - [\text{tol}^2 + \text{temp}^2 + \text{age}^2 + \text{rad}^2]^{1/2}$$

the initial tolerance, temperature, age, and radiation degradations for the 1N5297 are given by:

tol = 10% from the data sheet spec. = .1mA

temp = $(-.6\%/C)(40C)(1mA) = .24mA$ where the temp coeff. is the data sheet spec.

age = 10% = .1mA

rad = .05mA from the GE DMSP radiation guidelines at 500KRAD

So,

$$I_p(1N5297) = 1mA - [.1mA^2 + .24mA^2 + .1mA^2 + .05mA^2]^{1/2} = .7mA$$

The required 1N4625 zener current is .25mA max., since the part is specified at a zener current of .25mA and guaranteed to break down. In reality, the 1N4000 series zeners will break down at 10uA typical. But we will assume that a worst case current of .25mA is required.

Thus ,

$$I_b = .7mA - .25mA = .45mA$$

The available gains for q51 and q52 are given by:

$$h_{FE(q51)} = [(1/h_{FE(pre-rad)} + (d(1/h_{FE(post-rad)}))]^{-1}$$

where

$$h_{FE(pre-rad)} = \text{spec.}(\text{temp factor})(\text{age factor})$$

The spec. min. for the dc current gain of the 2N2222A transistor at a current level of 5mA is 50 minimum.(the loading is +/-5mA w/c)

Over a temperature range of 25C to -55C, the dc gain changes by about 50% by referencing a graph in the data book for the 2N2222A transistor. So, over a qual temperature range of -15C to 50C, the temp factor is approximately given by:

$$\text{temp factor}(2N2222A) = 1 - [(25C + 15C)/(25C + 50C)](50\%) = .75$$

The age derating is conservatively estimated to be 15%.

$$\text{Thus, the pre-rad dc min. gain is } (50)(.75)(.85) = 32$$

The radiation term is determined by referencing the GE supplied radiation degradation data used for the DMSP design. So, at a current level of 5mA, $d(1/h_{FE(post-rad)}) = .02$ for a 2N2222A transistor at 100KRADS exposure.

$$\text{Finally, the computed worst case gain is } h_{FE(q51)} = [(1/32) + .02]^{-1} = 20$$

By similar fashion, the gain of q52 is given by:

$$h_{FE(q52)} = [(1/100(.70)(.85) + (.03))]^{-1} = 21$$

So, the available current drive for the 10V and -10V regulators is given by:

$$I_{10V} = h_{FE(q51)}I_b = 20(.45mA) = 9mA$$

$$I_{-10V} = h_{FE(q52)}I_b = 21(.45mA) = 9.5mA$$

The max load on the regulators is 5mA; so the gain and base drive are sufficient to drive the load.

headroom:

It should be verified that both of the regulators have sufficient voltage headroom in order to maintain the gain of the transistors.

The headroom for the 10V regulator is given by:

$$V_{hr(q51)} = V_{13V} - 2V_{z(1N4625)} + V_{be(q51)}$$

A reasonable rss calculation for the $2V_{z(1N4625)}$ term is given by:

$$2V_{z(1N4625)} = 2(\text{typ.}) + [2(\text{tol}^2 + \text{temp}^2 + \text{age}^2 + \text{rad}^2)]^{1/2}$$

where

$$\text{initial tolerance} = 5\%(5.1V) = .26V$$

$$\text{temp} = [.03\%/C](40C)(5.1V) = .06V$$

$$\text{age} = (2\%)(5.1V) = .1V$$

$$\text{rad} = .05V \text{ (DMSP GE rad derating at 500KRAD)}$$

$$2V_{z(1N4625)} = 2(5.1V) + [2(.26V)^2 + 2(.06V)^2 + 2(.1V)^2 + 2(.05V)^2]^{1/2} = 10.6V$$

$$\text{The 13V minimum level is } V_{13V} = 12.1V$$

$$\text{The base to emitter drop of q51 is } V_{be(q51)} = .6V \text{ min.}$$

So the 10V headroom is $V_{hr(q51)} = 12.1V - 10.6V + .6V = 2.1V$, which is adequate.

The data book for this part has some performance graphs which show how the dc gain of the part degrades with applied collector to emitter voltage. The graphs indicate that the gain only degrades about 10% between a collector to emitter voltage of 10V and 1V.

By similarity, the -10V regulator has 2.1V of headroom, which is also adequate.

tolerance:

$$dV_{10V} = d[2V_{z(1N4625)}] - dV_{be(q51)}$$

$$dV_{be(q51)} = (\text{tol}^2 + \text{temp}^2 + \text{age}^2 + \text{rad}^2)^{1/2}$$

$$dV_{be(q51)} = [(.2V)^2 + (.1V)^2 + (.1V)^2 + (.1V)^2]^{1/2} = .3V$$

$$\text{Also, referencing the above calculations, } d(2V_{z(1N4625)}) = .4V$$

So the 10V tolerance is 9.5V +/- .7V

2. DC OFFSET OF THE FIRST AND SECOND STAGES

It must be verified that the dc offset at each amplifier output is not excessive or capable of bringing either of the amplifiers into saturation.

The offset at the output of the first stage is given by:

$$V_{os(u1)} = [I_{g(os)q1}(R1 + R2) + V_{gs(os)q1}][1 + (R7/R8)]$$

where

$$I_{g(os)q1} = \text{spec} + [\text{temp}^2 + \text{age}^2 + \text{rad}^2]$$

In the data sheet, the gate offset operating current is not specified. However, the gate operating current is specified and equal to 15pA max at 25C. Assuming the gate operating current doubles for every 10C, at 65C the gate current is $2^4(15\text{pA}) = 240\text{pA}$. Now, we can conservatively estimate that the gate offset operating current is 25% of the gate operating current or 60pA at 65C and 3.75pA at 25C. Thus, the temperature factor is $60\text{pA} - 3.75\text{pA} = 56.25\text{pA}$.

The age derating is $10\%(\text{spec at } 25\text{C}) = .10(3.75\text{pA}) = .4\text{pA}$

The rad derating is 3.3pA which was derived by consulting some of the Barnes in house data.

$$\text{Thus } I_{g(os)q1} = 3.75\text{pA} + [(56.25\text{pA}^2 + .4\text{pA}^2 + 3.3\text{pA}^2)^{1/2}] = 60\text{pA}$$

The gate to source offset voltage of u1 is given by:

$$V_{gs(os)u1} = \text{spec} + [\text{temp}^2 + \text{age}^2 + \text{rad}^2]^{1/2}$$

where

spec. = 5mV max at 25C

temp = $(10\text{uV/C})(40\text{C}) = .4\text{mV}$

age = $.10(5\text{mV}) = .5\text{mV}$

rad = 7mV by referencing some Barnes in house data(no GE DMSP guidelines available)

Thus the gate to source offset voltage is 12mV

Finally, the dc offset at the output of u1 is given by:

$$V_{os(u1)} = 104[53M(60pA) + 12mV] = 1.6V$$

Since the max signal voltage at the output of u1 is 50mV and the supplies are +/-8.8V minimum, 1.6V is an acceptable amount of offset. Also, note that the first stage is ac coupled to the second stage.

The offset of the second stage is given by:

$$V_{os(u3)} = 100[V_{os(u3)} + 1.1M(I_{b(u3)})]$$

where

$$V_{os(u1)} = .5mV + [.2mV^2 + 1.5mV^2 + .1mV^2]^{1/2} = 2mV$$

(The age derating of 1.5mV and the radiation derating of .1mV were derived by consulting some Barnes in house data since the DMSP program had no information regarding this part.)

Also,

$$I_{b(u1)} = 130pA + [250pA^2 + 60pA^2 + 910pA^2]^{1/2} = 1.1nA$$

$$\text{So, } V_{os(u3)} = 100[2mV + 1.1M(1.1nA)] = 320mV$$

An offset of 320mV is acceptable considering the fact that the max earth signal at the output of the second stage is 5V and the power supplies are +/-12V minimum. Also, as will be discussed later on the A3 board, the demod will eliminate the digitization error associated with preamp offset.

3. COMPOSITE FREQUENCY RESPONSE

Extensive noise analysis regarding the preamp is discussed in document CDRL #22B.

The intent of this section is to present the frequency response of the preamp for informatinal purposes only. Figure 1. on the following page illustrates the nominal preamp frequency response.


The rather high bandwidth of the preamp is to insure that the commutation spikes associated with the sampling of the detectors, decays at a reasonably fast rate. The preamp

output is digitized at the A3 board, which operates as a dual slope A/D. The commutation spikes on the preamp signal occur during the hold times of the integrator on the A3 board. Thus, by keeping the time of the spikes to a minimum, the A/D is able to reject the spikes by always being in the hold mode until after the spike has decayed to zero.

* p/a freq response
Figure 1

Date/Time run: 11/01/93 18:48:29

Temperature: 27.0



A2 POWER SUPPLY

TOPICS TO BE CONSIDERED

1. OSCILLATOR START UP
2. PRIMARY CURRENT DRIVE CAPABILITY
3. OVER CURRENT PROTECTION
4. SECONDARY VOLTAGE OUTPUTS (TOLERANCE, HEADROOM, GAIN)
5. INPUT FILTER IN RUSH CURRENT
6. INPUT CURRENT RIPPLE

1. OSCILLATOR START UP

Note that the power supply is configured as a Royer oscillator, thus once start up is accomplished, the power supply will sustain oscillation at approximately 4kHz. Start up is accomplished by turning on either of the two switching transistors (Q2 or Q3).

Thus, just before start up:

$$V_{C(Q1)} = V_{FCR4} + R_4 (V_{B(Q2)} / R_3) + V_{BQ2}$$

$$V_{BQ2} = V_{BEQ2} + (dV_{BEQ2}^2 (TEMP) + dV_{BEQ2}^2 (AGE) + dV_{BEQ2}^2 (RAD))^{1/2}$$

$$V_{BQ2} = 1.1V + ((.1V)^2 + (.11V)^2 + (.14V)^2)^{1/2} = 1.3V$$

$$V_{FCR4} = .8V + ((.1V)^2 + (.08V)^2 + (.1V)^2)^{1/2} = .96V$$

$$V_{CQ1} = .96V + 2.49K(1.023)(1.3V/.249K(.985)) + 1.3V = 15.8V$$

Thus, to accomplish start up, a maximum of 15.8V is required at the collector of Q1.

The voltage at the emitter of Q1 is the 17V regulator output voltage. The tolerance on the 17V output is given by:

$$dV_{17V} = 68k(dI_{B(LM108)}) + 8.5(dV_{OS(LM108)}) + .3(dV_Z(1N4573))$$

$$dI_B = ((TEMP)^2 + (AGE)^2 + (RAD)^2)^{1/2}$$

$$dI_B = ((1nA)^2 + (.2nA)^2 + (15nA)^2)^{1/2} = 15nA$$

$$dV_{OS} = ((.25mV)^2 + (.05mV)^2 + (1.6mV)^2)^{1/2} = 1.63mV$$

$$dV_Z = ((64uV)^2 + (.64V)^2 + (.05V)^2)^{1/2} = .64V$$

$$dV_{17V} = 1mV + 14mV + .2V = .2V$$

Thus the 17V output is 16.8V min. Therefore, just before start up, the voltage across Q1 is 1V and the current is $I_{R3} + I_{R8}$. The required gain of Q1 is given by:

$$h_{FEQ1} = ((I_{R3} + I_{R8})/I_{BQ1}) + 1$$

$$I_{BQ1} = (V_{17V} - V_{BEQ1} - V_{ZCR3})/R_2$$

$$V_{ZCR3} = 10V + ((.5V \text{ tol.})^2 + (.08V)^2 + (.2V)^2 + (.1V)^2)^{1/2}$$

$$V_{ZCR3} = 10.6V$$

$$I_{BQ1} = (16.8V - .8V - 10.6V)/(1.023)(12.4K) = .43mA$$

$$h_{FEQ1}(\text{req'd}) = (2(1.3V)/(.985)(.249K))/(.43mA) + 1 = 26$$

at 1V, 11mA.

Next, we must verify that the gain of Q1 is sufficient:

$$h_{FE}(\text{available}) = (1/h_{FE}(\text{pre-rad}) + d(1/h_{FE}(\text{post-rad})))^{-1}$$

$$h_{FE}(\text{pre-rad}) = (\text{spec limit})(\text{temp factor})(\text{age factor})$$

$$h_{FE}(\text{pre-rad}) = 100(.7)(.85) = 60$$

Therefore, we require

$$d(1/h_{FE}(\text{post-rad})) = (1/26) - (1/60) = .023$$

I have not been able to find radiation information on the 2N4405, so this requirement must be revisited at a later date.

After start up is accomplished, it must be verified that the start transistor(Q1) is shut off.

Q1 is shut off after self sustained oscillation is achieved. Capacitor C1 charges up and shuts Q1 off by feeding a voltage to the cathode of CR6.

Thus,

$$V_{KCR6} = V_{17V} + (V_{17V} - V_{CE(SAT)Q2} - V_{R6} - V_{F_{CR6}})$$

$$V_{17V} = 16.8V \text{ by an earlier result}$$

$$V_{CE(SAT)Q2} = .2V + ((.1V)^2 + (.03V)^2 + (.03V)^2)^{1/2} = .3V$$

$$V_{F_{CR6}} = .96V \text{ by an earlier result}$$

$$V_{R6} = 110mA(4.99OHM)(1.015) = .56V$$

$$V_{KCR6} = 16.8V + (16.8V - .3V - .56V - .96V) = 31.8V$$

So, assuming Q1 and CR1 are off

$$V_{BQ1} = V_{ZCR3} + R_2((V_{KCR6} - V_{ZCR2} - V_{ZCR3})/(R_1 + R_2))$$

$$V_{ZCR3} = (spec.) + (tol^2 + temp^2 + age^2 + rad^2)^{1/2}$$

$$V_{ZCR3} = 10.0V - ((.5V)^2 + (.1V)^2 + (.2V)^2 + (.02V)^2)^{1/2}$$

$$V_{ZCR3} = 9.4V$$

$$V_{ZCR2} = 13V + ((.65V)^2 + (.1V)^2 + (.26V)^2 + (.02V)^2)^{1/2}$$

$$V_{ZCR2} = 13.7V$$

$$R_2/(R_1 + R_2) = .985(12.4K)/(1.65k(1.015) + .985(12.4K)) = .88$$

$$V_{BQ1} = 8.9V(1 - .88) + (31.8V - 13.7V)(.88) = 17.0V$$

$V_{EBQ1} = 16.8V - 17.0V = -.2V$ Thus Q1 is turned off after start up.

2. PRIMARY CURRENT DRIVE CAPABILITY

$$I_{BQ2} = (V_{2-1} - V_{BEQ2} - V_{R6})/R_3$$

$$V_{2-1} = (19T/90T)(16.8V - .56V - .4V) = 3.34V$$

$$V_{BEQ2} = 1.1V + ((.1V)^2 + (.05V)^2 + (.14V)^2)^{1/2} = 1.28V$$

$$V_{R6} = 4.99(1.015)(110mA) = .56V$$

$$I_{BQ2} = (3.34V - 1.28V - .56V)/.249k(1.015) = 5.9mA$$

$$I_{CQ2} = (h_{FEQ2} + 1)I_{BQ2} \text{ or } h_{FEQ2}(\text{req'd}) = (I_{CQ2}/I_{BQ2}) - 1$$

$$h_{FEQ2}(\text{pre-rad}) = 90(.7)(.85) = 54$$

$$d(1/h_{FEQ2}(\text{post-rad})) = .008$$

$$h_{FEQ2}(\text{derated}) = ((1/54) + .008)^{-1} = 38$$

$$h_{FEQ2}(\text{req'd}) = (110mA/5.9mA) - 1 = 18$$

Thus, under worst case primary current loading, the required gain of Q2 and Q3 is 18 and the available worst case gain is 38. Therefore, the base drive to both of the primary switching transistors is adequate.

3. OVERLOAD PROTECTION

The 17V regulator located on the A14 board is designed to fold back at an overload current determined by A14-

$$R_8, R_9, V_{BEQ4}$$

Assuming the primary current evenly splits between R8 and R9, the over current limit is set by the equation below:

$$I_{pri}(\text{OL}) = 2V_{BEQ4}(\text{cut-in})/R_8$$

$$V_{BEQ4}(\text{cut-in}) = .7V \text{ w/c, } .5V \text{ typ.}$$

$$R8 = 4.99 \text{ OHM typ., } .985(4.99 \text{ OHM}) \text{ w/c}$$

Thus the nominal overload current trip point is set at 200mA and the w/c limit is 285mA.

Since the primary switching transistors are rated for 1A and the primary transformer windings are 32awg rated at approximately 140mA (assuming 500 cir mils per amp), the current limit trip point is appropriately set with the assumption that the two primary windings of the transformer conduct in alternate half cycles.

4. SECONDARY OUTPUT VOLTAGES

Tolerance:

$$\text{+13V: } V_{13V} = V_{ZCR12} - V_{BEQ5} - V_{R12}$$

$$dV_{ZCR12} = -(tol^2 + temp^2 + age^2 + rad^2)^{1/2}$$

$$dV_{ZCR12} = -((.7V)^2 + (.1V)^2 + (.3V)^2 + (.02V)^2)^{1/2}$$

$$dV_{ZCR12} = +/- .8V$$

$$dV_{BEQ5} = .2V$$

$$dV_{R12} = .1V$$

$$V_{13V} = 14V - .7V - .1V = 13.2V \text{ typ.}$$

$$V_{13V} = (14.0V - .8V) - (.7V + .2V) - (.1V + .1V) = 12.1V \text{ min}$$

$$V_{13V} = 14.8V - .5V - 0V = 14.3V \text{ max.}$$

$$\text{+12V: } V_{12V} = (70T/90T)V_{pri} - V_{FCR26} - I_{HTR}R_{19}$$

$$V_{pri} = 16.8V - .3V - .56V = 16V \text{ min}$$

$$V_{FCR6} = .96V \text{ max}$$

$$I_{HTR} = 10V/300OHM = 33mA \text{ max}$$

$$R_{19} = 10(1.015) = 10.2 \text{ OHM max.}$$

$$V_{12V} = 11.2V \text{ min.}$$

$$\underline{-16V:} \quad V_{-16V} = -((94T/90T)V_{pri} - V_{FCR14})$$

$$V_{pri} = 16.5V \quad +.3V, \quad -.5V$$

$$V_{FCR14} = 1V \text{ max}$$

$$V_{-16V} = -16.5V \text{ typ.}, \quad -15.7V \text{ min}, \quad -17.0V \text{ max.}$$

$$\underline{+5V:} \quad V_{5V} = V_{ref02}$$

$$dV_{ref02} = (15mV^2 + 8mV^2 + 10mV^2 + 10mV^2)^{1/2} = +/- 22mV$$

Summary:

$$V_{13V} = 13.2V +/- 1.1V$$

$$V_{-13V} = -13.2V +/- 1.1V$$

$$V_{12V} = 11.2V \text{ min}$$

$$V_{-16V} = -16.5V \quad -.5V, \quad +.8V$$

$$V_{5V} = 5V +/- 22mV$$

Headroom:

$$\underline{+13V:} \quad V_{ECQ4} = (94T/90T)V_{pri} - V_{FCR16} - V_{R9+R10} - V_{+13V}$$

$$V_{ECQ4} = (94T/90T)16V - 1V - .3V - 14.3V = 1.1V$$

$$\underline{+5V:} \quad V_H = V_{12V} - V_{5V} = 11.2V - 5.02V = 6.2V$$

$$\underline{-13V:} \quad \text{By similiarity, the -13V headroom is 1.1V}$$

The 5V headroom is more than sufficient for good regulaton.
The +/- 13V headroom is also adequate since the +/- 13 V

regulators are configured as a darlington pair requiring only 1 volt of headroom to maintain good regulation.

+/- 13V Regulator gain requirements:

For this analysis:

$$I_{p1N5290} = .47\text{mA} - (.047\text{mA}^2 + .094\text{mA}^2 + .047\text{mA}^2 + .023\text{mA}^2)^{1/2}$$

$$I_{p1N5290} = .35\text{mA}$$

$$I_B = .35\text{mA} - .25\text{mA} = .10\text{mA}$$


$$h_{FE2N4236} = ((1/60(.75)(.85)) + .01)^{-1} = 29$$

$$h_{FE2N4239} = ((1/30(.70)(.85)) + .005)^{-1} = 17$$

$h_{FE2N4236}(h_{FE2N4239})I_B = 29(17)(.10\text{mA}) = 49\text{mA}$ which is adequate since the loading is 35mA max. Thus the base drive to the +/- 13V regulators is adequate.

5. IN RUSH CURRENT

PSPICE was used to simulate the expected worst case in-rush current. It is assumed that primary return is tied to chassis at the spacecraft. The circuit used to simulate the in-rush current is shown below:



Worst case component values are:

$$C_{S1} = 700\text{pF}$$

$$L1 = 178\text{uH}$$

$C1 = C2 = 1.34\mu F$

$R1 = 4.93 \text{ OHM}$

$C3 = 25\mu F$

$RL = 214 \text{ OHM}$

$RS = .06 \text{ OHM}$

$RSER = 125 \text{ ohm}$


$LS = 2\mu H$

Figure 1. illustrates the predicted worst case in-rush current, note that the current is within TRMM 733-043 specifications.

Figure 2 illustrates the bread board measued in rush current.

6. INPUT CURRENT RIPPLE


The input current ripple was measured from the breadboard, rather than calculated. Reference the scope picture below:



* TRMM INRUSH CURRENT

Date/Time run: 10/05/93 21:16:22

Temperature: 27.0




C1 =	17.76E-6,	2.054
C2 =	0.000,	62.08E-27
dif=	17.76E-6,	2.054

Time

FIGURE 1

TRMM-IN RUSH CURRENT





DATE: Jun 17/93

TIME: 11:50:09

.5A
TR1A: 10.0mV (50us)

.5A
TR3A: 10.0mV (50us)



DATE: Jun 17/93

TIME: 12:00:22

.1A
TR1A: 10.0mV (500us)

.1A
TR3A: 10.0mV (500us)





FIGURE 2

A3 A/D CONVERSION BOARD

TOPICS TO BE CONSIDERED

1. DEMOD STAGE

- A. DEMOD REJECTION CAPABILITIES AND CHARACTERISTICS**
- B. A/D CONVERSION ERROR RELATED TO DEMOD OFFSETS**
- C. DEMOD LOGIC REQUIREMENTS**

2. INTEGRATOR STAGE

- A. INTEGRATOR LOGIC REQUIREMENTS**
- B. A/D CONVERSION ERROR RELATED TO INTEGRATOR OFFSETS**
- C. A/D CONVERSION ERROR RELATED TO FINITE OPEN LOOP GAIN AND BANDWIDTH**

3. COMPARATOR STAGE

- A. COMPARATOR LOGIC REQUIREMENTS**
- B. A/D CONVERSION ERROR RELATED TO COMPARATOR OFFSETS**

4. SYSTEM CONSIDERATIONS

- A. PITCH/ROLL ERROR ASSOCIATED WITH A/D CONVERSION ERROR**

1. DEMOD STAGE

A. DEMOD REJECTION CAPABILITIES AND CHARACTERISTICS

The A/D convertor is separated into three major blocks. The first block is the demod stage which is followed by an integrator stage and a comparator stage. The integrator and comparator are configured as a standard dual slope A/D convertor.

The demod's purpose is to eliminate pre-amp dc offset, reject noise outside of the pass band of the system, and reject any signal which varies in a linear fashion with respect to

time. The demod is able to accomplish its rejection characteristics by swithing between a gain of 1 and -1/2. The pre-amp signal, which precedes the demod, is a series of twelve detector signals interlaced with a ground sample between each detector sample at an ac chop rate of 25hz. The demod's gain is 1 during the detector signal sample and -1/2 during the ground sample.

DC REJECTION

To illustrate how the demod rejects pre-amp dc offset in the A/D conversion scheme, consider the following analysis:

The pre-amp input to the demod is given by the equations below:

$$V_{pre} = V_{pre(os)} \text{ for } 0 < t < T \text{ (during the ground look, only pre-amp dc offset is present)}$$

$$V_{pre} = V_{pre(os)} + V_{det} \text{ for } T < t < 2T \text{ (during the detector look, there is signal + offset)}$$

$$V_{pre} = V_{pre(os)} \text{ for } 2T < t < 3T \text{ (only dc offset is present at the second ground sample)}$$

The above equations represent the A/D conversion sequence of a single detector field. T is the sampling time constant equall to 15m-sec.

The demod output, neglecting for now the fixed electronic offset, is given by:

$$V_{dem} = -.5 * V_{pre(os)} \quad 0 < t < T$$

$$V_{dem} = V_{pre(os)} + V_{det} \quad T < t < 2T$$

$$V_{dem} = -.5 * V_{pre(os)} \quad 2T < t < 3T$$

The above equations represent the input to the integrator, at the end of the third integration cycle the output of the integrator is given by:

$$V_{INT} = (-1/T) \left[\int_0^T V_{pre(os)} dt + \int_T^{2T} (V_{pre(os)} + V_{det}) dt - \frac{1}{2} \int_{2T}^{3T} V_{pre(os)} dt \right]$$

$$V_{INT} = (-1/T) \left[\frac{-T}{2} V_{pre(os)} + T (V_{pre(os)} + V_{det}) - \frac{T}{2} V_{pre(os)} \right] = -V_{det}$$

Note that the preamp offset term present on both the ground sample and the detector sample is rejected since the output of the integrator at $t = 3T$ is simply $-V_{det}$.

What makes the dc rejection imperfect is the fact that the demod gains are not precisely -.5 and 1. Initial tolerances in the demod gains can be accounted for and calibrated out of the system, but changes in the demod gains due to other effects will result in A/D conversion

error. The delta dc A/D conversion error associated with preamp offset and demod gain drift is given by:

$$dV_{\text{dem(os)}} = (1 - (2R_{7A}/R_{7B}))dV_{\text{pre(os)}}$$

$$R_{7A} = 15K(1 - (3PPM/C)(40C) - .001)$$

$$R_{7B} = 30K(1 + (3PPM/C)(40C) + .001)$$

$$V_{\text{dem(os)}} = .002(dV_{\text{pre(os)}})$$

$$dV_{\text{pre(os)}} = 256mV \text{ by an earlier calculation on the A1 board.}$$

$$dV_{\text{dem(os)}} = .002(256mV) = .5mV.$$

$$.5mV(1\text{count}/.31mV) = 1.6 \text{ counts.}$$

So the worst case A/D conversion error attributed to preamp offset is 1.6 counts.

FREQUENCY REJECTION CAPABILITIES OF THE DEMOD

In addition to the demod's ability to reject dc, the demod is also able to reject many other frequencies which are common to the ground reference and detector sample.

As a point of interest, the relative rejection of the demod can be plotted as a function of frequency.

For this analysis, we will assume that the input to the demod is a 1 volt amplitude cosine function given by $V_{\text{pre}} = \cos(2(\pi)ft)$.

At the end of the third integration cycle of the integrator, the output of the integrator is given by:

$$V_{\text{INT}} = (-1/T) \left[-\frac{1}{2} \int_0^T \cos 2\pi ft dt + \int_T^{2T} \cos 2\pi ft dt - \frac{1}{2} \int_{2T}^{3T} \cos 2\pi ft dt \right]$$

$$V_{\text{INT}} = \frac{-1}{2\pi f T} \left[\frac{3}{2} (\sin 4\pi T f - \sin 2\pi T f) - \frac{1}{2} \sin 6\pi T f \right]$$


where $T = 15m\text{-sec}$

The above equation can be plotted as a function of frequency, to gauge the relative rejection of the demod as a function of frequency. (Reference figure 1).

* DEMOD REJECTION CHARACTERISTICS

Date/Time run: 10/24/93 22:44:24

Temperature: 27.0



C1 =	23.99,	1.275
C2 =	1.000E-3,	-7.348E-3
diff =	23.99,	1.283

Note that the frequencies in the neighborhood of the 25hz detector sampling ac chop frequency will introduce the greatest A/D conversion error.

Also, another interesting rejection characteristic of the demod is the demod's ability to reject any signal which varies linearly with time. Thus, the demod does a fairly good job of rejecting a slow exponential decay in so far as a slow exponential approximates a linear decay.

B. A/D CONVERSION ERROR RELATED TO DEMOD OFFSETS

Offset votages and currents, as well as bias and leakage currents associated with the circuitry surrounding the demod will contribute to A/D conversion error. During the sampling of the detector, the dc offset at the output of the demod is given by:

$$V_{\text{dem(d)}} = (1 + (R_{7A}/R_{7B}))V_{\text{os(u1)}} + R_{7A}(I_{\text{os(u1)}} - I_{\text{d(off)q3}})$$

During each of the two ground samples, the offset at the output of the demod is given by:

$$V_{\text{dem(g)}} = [1 + (R_{7A}/R_{7B})][R_{47}/(R_{47} + R_{48})]V_{\text{Zcr15}} + R_{7A}[I_{\text{os(u1)}} + I_{\text{d(off)q1}}] \\ + [1 + (R_{7A}/R_{7B})]V_{\text{os(u1)}}$$

The total offset at the output of the integrator at the end of the third integration cycle is given by:

$$V_{\text{TOT}} = V_{\text{dem(d)}} + 2V_{\text{dem(g)}}$$

This follows because during the A/D conversion sequence of a single field, the detector is integrated once for $T = 15\text{m-sec}$, and the ground reference is integrated in two separate 15m-sec integration periods. Also, note that the integrator time constant is 15m-sec.

Thus, the total A/D dc offset at the output of the integrator just before runout, attributed to the demod's offset is given by:

$$V_{\text{TOT}} = 2[1 + (R_{7A}/R_{7B})][R_{47}/(R_{47} + R_{48})]V_{\text{Zcr15}} \\ + 3[1 + (R_{7A}/R_{7B})][V_{\text{os(u1)}}] + 3 R_{7A}(I_{\text{os(u1)}}) \\ - 2R_{7A}I_{\text{d(off)q1}} - R_{7A}I_{\text{d(off)q3}}$$

The first term in the above expression represents the intentional fixed electronic offset of the electronics. The nominal value of the fixed electronic offset is given by:

$$V_{ETO} = 2(3/2)(1/101)(8.4V)(1\text{count}/.31\text{mV}) = 805 \text{ counts.}$$

The remaining terms in the total integrator offset contribute to A/D conversion error, by introducing additional counts to every detector field digital output. However, only changes in the A/D conversion error should be considered since initial tolerances can be calibrated out of the system.

Therefore, the delta total offset at the output of the integrator is given by:

$$\begin{aligned} dV_{TOT} = & .03dV_{Zcr15} + 4.5dV_{os(u1)} + 45K(dI_{os(u1)}) - 30K(dI_{d(off)q1}) \\ & - 15K(dI_{d(off)q3}) \end{aligned}$$

$$dV_{Zcr15} = (\text{temp}^2 + \text{age}^2 + \text{rad}^2)^{1/2}$$

$$dV_{Zcr15} = [40C(.0001)(8.4V)^2 + (.005(8.4V))^2 + (.18V)^2]^{1/2} = .2V$$

$$dV_{os(u1)} = [(40C(5\mu V/C))^2 + (.05\text{mV})^2 + (1.6\text{mV})^2]^{1/2} = 1.6\text{mV}$$

$$dI_{os(u1)} = [(40C(2.5\text{pA/C})^2 + (20\text{pA})^2 + (1.9\text{nA})^2]^{1/2} = 1.9\text{nA}$$

$$dI_{d(off)q1} = dI_{d(off)q3} = [(3750\text{pA})^2 + (25\text{pA})^2 + (2152\text{pA})^2]^{1/2} = 4.3\text{nA}$$

$$dV_{TOT(RSS)} = [(6\text{mV})^2 + (7.2\text{mV})^2 + (.09\text{mV})^2 + (.14\text{mV})^2 + (.07\text{mV})^2]^{1/2} = 9.4\text{mV}$$

Thus, the total A/D conversion error attributed to demod offsets is
 $9.4\text{mV}(1\text{count}/.31\text{mV}) = 30 \text{ counts.}$

C. DEMOD SWITCHING REQUIREMENTS

The gain of the demod is selected by two mutually exclusive switches(q1 and q3). The switches are controlled by the DEMOD DET command, which switches between a high logic level of 0V and a low logic level of -13V. It must be verified that under worst case conditions, q1 and q3 can be turned on or off.

Thus, if q3 is off:

$$V_{g(q3)} = V_{IL} + 264K(I_{gss(q3)})$$

$$V_{IL} = V_{-13V(min)} + 50mV = -12.1 + .05 = -12.05mV$$

$$I_{gss(q3)} = 2^{(40C/10C)}(.25nA) + .025nA + .32nA = 4.3nA$$

$$V_{g(q3)} = -12.05V + 264K(4.3nA) = -12.05V$$

$$V_{s(q3)} = (1K/101K)(8.4V) = 80mV$$

$$V_{gs(q3)} = V_{g(q3)} - V_{s(q3)} = -12.05V + .08V = -11.97V$$

The gate to source threshold voltage is given by:

$$V_{gs(th)q3} = spec - (temp^2 + age^2 + rad^2)^{1/2}$$

$$V_{gs(th)q3} = -3V - ((.2V)^2 + (.3V)^2 + (.3V)^2)^{1/2} = -3.5V$$

Therefore, the gate to source voltage is sufficient to turn q3 off.

Q3 is turned on when the gate to source voltage is between 0V and -500mV.

To conservatively insure that q3 can be turned on, the gate to source voltage should not exceed -200mV in the negative direction. Since the logic which drives q3 is CMOS, the high level voltage will be within 50mV of the 0V input rail. So, the gate to source voltage across q3 in the on state is -50mV - 80mV = -130mV. Thus, q3 can be turned on under worst case conditions.

Q1 is turned on or off by the state of q2. If q2 is on(i.e. q1 is off) the available base drive to q2 is given by:

$$I_{b(q2)} = [(V_{in} - V_{be(q2)} - V_{-13V})/R_1] - (V_{be(q2)}/R_2)$$

$$V_{in} = -50mV$$

$$V_{be(q2)} = .8V + ((.07V)^2 + (.08V)^2 + (.01V)^2)^{1/2} = .9V$$

$$V_{-13V} = -12.1V$$

$$I_{b(q2)} = [(-.05V - .9V + 12.1V)/69.6K] - (.9V/9.77K) = 68uA$$

$$h_{FE(q2)} = [(1/35(.75)(.85) + .063)]^{-1} = 9.3$$

$I_{C(q2)} = 9.3(68\mu A) = .63\text{mA}$, but $I_{C(q2)}$ max is $25\text{V}/120\text{K} = .21\text{mA}$. So, q2 is in saturation.

$$V_{ce(sat)q2} = .3\text{V} + ((.02\text{V})^2 + (.04\text{V})^2 + (.01\text{V})^2)^{1/2} = .34\text{V}$$

$$V_{g(q1)} = V_{c(q2)} = V_{-13\text{V}} + V_{ce(sat)q2} = -12.1\text{V} + .34\text{V} = -11.8\text{V}$$

$V_{s(q1)} = -5\text{V}$ worst case, for a maximum preamp signal output.

$V_{gs(q1)} = -11.8\text{V} + 5\text{V} = -6.8\text{V}$, which is more than adequate since q1's threshold voltage is -3.5V .

Q1 is turned on when q2 is off. For this case, collector to emitter cut-off current (I_{cex}) will flow through R3. The spec limit for I_{cex} is approximately $3.8\mu A$ at 60V , 65C . At 25V , the cut-off current will be approximately $(25\text{V}/60\text{V})3.8\mu A = 1.6\mu A$. Thus, the voltage drop across R3 is $V_{R3} = 120\text{K}(1.6\mu A) = 192\text{mV} = V_{gs(q1)}$, which above the threshold of -500mV . Therefore, q1 will not be unintentionally biased on when q2 is off.

2. INTEGRATOR STAGE

A. INTEGRATOR LOGIC REQUIREMENTS

The input to the integrator is controlled by three switches which control the integration time, run out time, and overrange function. The circuitry for the three switches is identical, so only the switch composed of q8 and q9 will be analyzed.

Q8 is shut off by turning q9 on; the available base drive to q9 is $68\mu A$ worst case. Also, the gain of q9 at a collector current of 1mA is given by:

$$h_{FE(q9)} = [1/h_{FE(\text{pre-rad})} + d(1/h_{FE(\text{post rad})})]^{-1}$$

$$h_{FE(q9)} = [1/50(.8)(.85) + .02]^{-1} = 20$$

$$I_{C(q9)\text{max}} = 1\text{mA} + [(1\text{mA})^2 + (0\text{mA})^2 + (.1\text{mA})^2 + (.05\text{mA})^2]^{1/2} = 1.15\text{mA}$$

$h_{FE(q9)} I_{b(q9)} = 20(68\mu A) = 1.4\text{mA} > 1.15\text{mA}$, so q9 is in saturation.

Thus, $V_{c(q9)} = -12.1\text{V} + .34\text{V} = -11.8\text{V} = V_{g(q8)}$

$$\text{Also, } V_{gs(th)q8} = -3V - [(1V)^2 + (.3V)^2 + (.3V)^2]^{1/2} = -3.4V$$

The worst case input to the source of any of the three switches preceding the integrator is $V_s = -7.5V$. Thus $V_{gs} = -11.8V + 7.5V = -4.3$ which is adequate to turn off q8. Thus, by similiarity. all three of the switches preceeding the integrator can function under worst case conditions.

B. A/D CONVERSION ERROR RELATED TO INTEGRATOR OFFSETS

Offset voltages, and leakage currents during the integrate and hold times of the integrator will contribute to A/D conversion error. Initial tolerances can be accounted for and calibrated out of the system, but changes in offsets and leakage currents will contribute to A/D conversion error. The delta A/D conversion error (in counts) due to these effects is given by:

$$dN = (3T/V_{run})f_{a/d}[(R_{15} - R_{16})dI_{b(u2)} + dV_{os(u2)} + R_{15}(dI_{d(off)q4}] \\ + (3R_{15}t_h f_{a/d}/V_{run})[dI_{b(u2)} + dI_{d(off)q4} + dI_{d(off)q6} + dI_{d(off)q8}]$$

Where

$f_{a/d}$ = the A/D conversion frequency = 1.59Mhz

T = the period of one of the three integrate times = 15msec

t_h = the period of one of the three hold times following each integration period = 5msec

V_{run} = the reference run-out voltage = 7.42V

dI_b = the LM108A delta bias current = 15nA (reference the A2 board calculations)

dV_{os} = the LM108A delta offset voltage = 1.6mV (reference the A2 board calculatins)

$dI_{d(off)}$ = the 2N4393 switch leakage current

$$dI_{d(off)2N4393} = (temp^2 + age^2 + rad^2)^{1/2} = (1.6nA^2 + .02nA^2 + 1.2nA^2)^{1/2} = 2nA$$


$$R_{15} = 1.023(100k) = 102K, R_{16} = 1.023(178K) = 182K$$

$$dN(rss) = [11.6^2 + 15.4^2 + 1.9^2 + 5^2 + .7^2 + .7^2 + .7^2]^{1/2} = 20counts$$

B. A/D CONVERSION ERROR RELATED TO FINITE GAIN AND BW

Since the integrator is not ideal, changes in open loop gain and bandwidth will contribute to delta A/D conversion error.

PSPICE was used to analyze the effects of finite gain and bandwidth. The circuit model used to evaluate this problem is shown below:



Note that the LM108A open loop frequency response was approximated by a single break. To evaluate the digitization error of the integrator, a maximum signal input of 5V was applied at node five for a 15msec integration period after which, the run-out voltage was applied until the resultant integrator output ran out to 0V. The open loop gain and unity gain bandwidth product of the integrator were varied to evaluate the change in A/D counts. The results of the simulation are tabulated below:

V_{in}	A_{OL}	f_{0-dB}	$R_b C_b$	t_o	$N = (t_o - 15msec) / .63u\text{sec}/\text{count}$
-5V F.S.	infinity	infinity	0sec	25.1129msec	16,052.2counts
-5V F.S.	110db	650Khz	.078sec	25.113105msec	16,052.5counts
-5V F.S.	95db	520Khz	.017sec	25.11302msec	16,052.4counts

The first line in the above table represents the case for an ideal opamp. The second line represents the case for a typical LM108A opamp. Finally, the third line represents the case for a degraded LM108A opamp due to the effects of temperature, age, and radiation. The degraded parameter calculations are given below:

$$dA_{OL} = (10db^2 + 11db^2 + 4db^2)^{1/2} = 15db \quad \text{So, } A_{OL} = 110db - 15db = 95db.$$

df_{0-db} = estimate 20% worst case

Note that the full scale output counts do not vary significantly from each of the three cases run. Thus, the effects of finite gain and bandwidth are negligible.

3. COMPARATOR STAGE

A. COMPARATOR LOGIC REQUIREMENTS

Switches q10 and q12 alternate which of two integrator outputs is selected to go to the comparator. The switches are identical, so only one needs to be analyzed. Q10 is driven by the state of q11. So, the available base drive to q11 is given by:

$$I_{b(q11)} = [(V_{IH} - V_{z(cr6)} - V_{be(q11)} - V_{-16V})/R_{21}] - (V_{be(q11)}/R_{22})$$

$$I_{b(q11)} = [(-.05V - 10.8V - 1V + 15.7V)/36K] - (1V/24K) = 65\mu A$$

$$h_{FE(q11)} = [(1/225(.60)(.85) + .002)^{-1}] = 93$$

Since q11's max collector current is 300 μ A, q11 is saturated when the base drive is applied.

Thus, the voltage at the collector of q11 is given by:

$$V_{c(q11)} = V_g(q10) = V_{-16V} + V_{ce(sat)q11} = -15.7V + .34V = -15.36V$$

The worst case voltage at the source of q10, occurs when the sun interrupts the field of view of a detector. For this case, it is conceivable that the voltage at the source of q10 comes close to within 1 volt of the -13V rail, or as high as $-14.3V + 1V = -13.3V$. Thus the gate to source voltage across q10 would be $-15.36V + 13.3V = -2.06V$ worst case. This is not sufficient to keep the FET off, I suggest selecting the FET's at locations q10 and q12 for a tighter initial tolerance on the gate to source cut-off voltage. The FET's at these two locations on the A3 board, should be selected for a cut-off voltage which falls between -1.5V to -2.0V.

B. A/D CONVERSION ERROR ATTRIBUTED TO COMPARATOR OFFSETS

Shifts in the comparator threshold voltage will introduce A/D conversion error. The error is given by:

$$dN_{comp} = dV_{os(u3)}[1count/.31mV]$$

$$dV_{os(u3)} = 12K(dI_{os(lm111)}) + dV_{os(lm111)}$$

$$dI_{os(lm111)} = [temp^2 + age^2 + rad^2]^{1/2} = [5nA^2 + 1nA^2 + 1.2nA^2]^{1/2} = 15.2nA$$

$$dV_{os(lm111)} = [temp^2 + age^2 + rad^2]^{1/2} = [1.0mV^2 + .3mV^2 + .5mV^2]^{1/2} = 1.4mV$$

$$dN_{comp} = [12K(15.2nA) + 1.4mV] (1count/.31mV) = 4.5counts$$

4. SYSTEM CONSIDERATIONS

The total A3 board rss A/D conversion error attributed to preamp offset, demod offset, integrator offset, and comparator offset is given by:

$$dN_{A3} = [1.6^2 + 30^2 + 20^2 + 4.5^2]^{1/2} = 36counts$$

The question now is can 36counts of A/D conversion error be tolerated?

To answer this question, we must take a look at the equations which determine pitch and roll. The equation for 2 field pitch or roll is given by:

$$P_{2-field} = (.707)[X1 - X2]$$

where X1 and X2 are the two horizon depression angles given by:

$$X1 = 2\{[(A1-C) - K_{sa1}(S1 - C)]/[(A1 - C) - K_{sa1}(S1-C) + (B1-C) - K_{sb1}(S1-C)]\}$$

$$X2 = 2\{[(A2-C) - K_{sa2}(S2 - C)]/[(A2 - C) - K_{sa2}(S2-C) + (B2-C) - K_{sb2}(S2-C)]\}$$

The A, B and S terms are the raw outputs from the earth sensor. C is the fixed electronic offset equal to 800counts nominal. The K terms are factors used to calibrate the system.

We shall only consider the pitch error at null attributed to 36counts of digitization error.

For an altitude of 350km nominal and at a pitch of 0degrees, the nominal raw data from the unit assuming a normalized detector height of 1deg. is approximately as follows:

$$A1 = 2000counts = A2$$

$$B1 = 5600counts = B2$$

$$S1 = 400counts = S2$$

Now, the A3 board A/D conversion error will be common to every detector field since every field is digitized at the A3 board. Thus, 36counts digitization error will be added to every field. If the K terms in the depression angle calculation were all equal to their nominal value of 1.0, the depression angle would not change since the 36counts will cancel when factored out of both the numerator and denominator. However, the K terms will in reality vary by approximately +/-10%.

Thus, the worst case condition for the K values are $K_{sb1} = .9$, $K_{sa1} = 1.1$, $K_{sb2} = 1.1$, $K_{sa2} = .9$.

Given these conditions, along with the fact that 36counts A/D conversion error is added to every field, the two field pitch at null is calculated below:

$$X1 = 2\{[(2000 + 36 - 800) - 1.1(400 + 36 - 800)] / [(1636.4 + 5163.6)]\} = .48129\text{deg.}$$

$$X2 = 2[1596 / 1596 + 5236.4] = .46719\text{deg.}$$

$$\text{So } P_{2\text{-field}} = .707(.48129 - .46719) = .01\text{degrees at null.}$$

Thus the worst case error attributed to adding 36counts to every detector field is approximately .01degrees at null, which is reasonable. Keep in mind that these calculations are very rough and just intended to give a ball park figure of what effects A/D conversion error might have on system performance.

A4 ORS/REF/TLM BOARD

TOPICS TO BE CONSIDERED

1. ORS and Temperature Telemetry
2. Reference Voltage Circuitry
 - A. Switching Level Requirements
 - B. Reference Voltage Tolerance
3. ORS Servo Loop
 - A. Switching Logic Requirements
 - B. Loop Offsets/ S field control variability
 - C. Peak Detector Errors
 - D. Heater Drive Capability

1. ORS and Temperature Telemetry

The telemetry specifications require that all of the spacecraft telemetry is redundant, capable of sustaining shorts to +/-15V or ground without any degradation to the redundant output, and buffered sufficiently to restrict the maximum output voltage to between -1V and 10V.

ORS Telemetry

The ors telemetry provides information on the level of the drive voltage to the heater, which is a function of the S field control set point, the heat lost too space, the gain from the heater to the S field detector, the gain from the detector to the preamp output, and most importantly, the flange temperature of the unit at the detector mount.

Output Voltage Range: 0V to 4.7V worst case

Shorts to +/-15V or Ground: Note that the outputs are well buffered and can sustain a short to -15V with a maximum current draw of 2.1mA from the 12V supply.

Redundancy: Note that there are two independent outputs and that the redundant output will not degrade as a result of the primary output being shorted to +/-15V or ground.

Temperature Telemetry

The temperature telemetry provides information on the temperature of the flange at the detector mount.

Output Voltage Range: -.6V to 8.6V worst case

Shorts to +/-15V or Ground: Note that the outputs are well buffered and can sustain a short to -15V with a maximum current draw of 2.9mA from the 13V supply.

Redundancy: Note that there are two independent outputs and that the LM101A is capable of maintaining the redundant output at normal voltage levels in the event that the primary output is shorted to +/-15V or ground.

2. Reference Voltage Circuitry:

The reference voltage circuitry is responsible for generating the reference run-out voltage used in the dual slope A/D. For normal operation, the reference voltage is at a nominal level of -7.42V. However, in the event that the signal from the integrator is positive, a command designated as POL CONT COMM is used to change the polarity of the reference voltage by turning off q11.

A. Switching Logic Requirements:

It must be verified that q11 can be shut off in order to change the polarity of the reference run-out voltage.

The max. gate to source threshold voltage of q11 is -3.5V as derived by an earlier A3 board calculation.

Also,

$$V_{f(cr12)} = .8V + [(1V)^2 + (.08V)^2 + (.03V)^2]^{1/2} = .93V$$

$$V_{z(cr10)} = 8.4V + [(4.42V)^2 + (.13V)^2 + (.04V)^2 + (.18V)^2]^{1/2} = 8.9V$$

$$V_{pol\ comm} = V_{-13V} + .05V = -12.1V + .05V = -12.05V$$

$$\text{Thus, } V_{gs(q11)} = V_{pol\ comm} + V_{f(cr12)} + V_{z(cr10)} = -12.05V + .93V + 8.9V = -2.2V$$

This voltage is not sufficient to turn off the FET under worst case conditions, I suggest selecting the FET for a lower initial threshold voltage in the range of -1.5V to -2.0V to ensure proper operation of this circuit.

Tolerance:

Factors contributing to the reference voltage tolerance are drift in the gain resistors used to set the voltage, drift in the 1N3154 zener voltage, and dc offset associated with the LM101A amplifier. As usual, initial tolerance is no critical. The total delta due to these effects is given by:

$$dV_{\text{ref}} = 90K(dI_{\text{b(u4)}}) + 2V_{\text{os(u4)}} + .9(dV_{\text{z(cr10)}}) + .0015(V_{\text{z(cr10)}})$$

$$dI_{\text{b(u4)}} = [\text{temp}^2 + \text{age}^2 + \text{rad}^2]^{1/2} = [25\text{nA}^2 + 8\text{nA}^2 + 375\text{nA}^2]^{1/2} = 376\text{nA}$$

$$dV_{\text{os(u4)}} = [.6\text{mV}^2 + .2\text{mV}^2 + 8\text{mV}^2]^{1/2} = 8\text{mV}$$

$$dV_{\text{z(cr10)}} = [.13\text{V}^2 + .04\text{V}^2 + .18\text{V}^2]^{1/2} = .23\text{V}$$

$$V_{\text{z(cr10)}} = 8.9\text{V}$$

So, the delta change in the reference voltage is given by:

$$dV_{\text{ref}} = 90K(376\text{nA}) + 2(8\text{mV}) + .9(.23\text{V}) + .0015(8.9\text{V}) = 270\text{mV}$$

This change will effect the gain of the A/D by a percentage given by:

$$G_{\text{A/D}}(\text{percent}) = [(7.42/(7.42 - .27)) - 1](100) = 3.8\%$$

Can a 3.8% system gain change be tolerated?

To answer this question, consider the simplified formula for the attitude depression angle, which is given by:

$$X = 2h(A - S)/(A + B - 2S)$$

Note that if A,B, and S were all increased or decreased by 3.8%, the increase could be factored both from the numerator and denominator and cancelled. Thus, the depression angle calculation is very tolerant of a system gain change and a 3.8% gain change is tolerable.

One other thing to consider is that the timing of the system allows for a maximum run-out time of 20m-sec in the A/D conversion scheme before the next field is digitized. The run-out time for an overrange condition is given by:

$$t_{\text{run}} = 16,384\text{counts}(.63\text{u-sec/cnt}) + [(V_{\text{max}} - 5.08\text{V})/2V_{\text{ref}}](1.07)R_{\text{int}}C_{\text{int}}$$

The above formula is derived by noting that after the A/D makes it to 16,384counts, the circuitry realizes that if the output of the integrator is not run-out to 0V, the the over-range logic must kick in in which case the remaining voltage at the output of the integrator is run out twice as fast. The V_{max} term is equal to the max. 13V supply minus 1V or 13.3V.

The integrator time constant is 15m-sec nominal and $1.07(15\text{m-sec}) = 16.05\text{m-sec}$ max. The reference voltage will initially be trimmed to 7.42V +/- .02V and will drift a maximum of 270mV as derived above.

So, $t_{run} = 10.33\text{m-sec} + 9.25\text{m-sec} = 19.6\text{m-sec} < 20\text{m-sec}$ So, the min. reference voltage level of $7.42\text{V} - .02\text{V} - .27\text{V} = 7.13\text{V}$ is acceptable.

3. ORS Servo Loop

A Switching Logic Requirements

The purpose of the ors servo loop is to maintain the detector loss to space at a fixed level by driving a heater at a power dictated by the coldest S-fiel detector sample. Since, all the detectors are exposed to the heater, the servo loop is able to compensate for and establish a fixed amount of heat lost to space for all the A,B, and S fields.

q1 and q2

Switches q1 and q2 are used to send the four S field outputs to the ors servo loop. The loop peak detector determines which of the four S fields is the coldest. The switches must be able to operate over worst case conditions.

The circuitry which controls the state of q1 and q2 is identical to the comparator switching logic already analyzed on the A3 board. The conclusion is the same, to ensure proper operation of q1 and q2, the FET's should be selected for an initial gate to source threshold voltage in the range of -1.5V to -2.0V .

q5 and q8

Q5 is used to reset the peak detector once per frame in order to obtain the new minimum S field on a per frame basis. The worst case available gate to source voltage available to shut off q5 is given by:

$V_{gs}(q5) = V_{-13\text{V}} + V_{f(cr3)} - V_{s(q5)} = -12.05\text{V} + 1\text{V} + 5.2\text{V} = -5.9\text{V}$ which is more than adequate.

Q8 is used to transfer the appropriate heater voltage to the heater on a once per frame basis. When q8 is off, the maximum voltage at the source of q8 is 11V . Also, the available gate drive to turn off q7 is -15.4V min. So the available gate to source voltage is -4.4V which is more than adequate.

B. Loop Offsets

Change in dc offsets in the servo loop will cause the S field set point to vary.

The delta dc offset of the first stage is given by:

$$dV_{\text{off1}} = 90K(dI_{b(u1)}) + 2(dV_{\text{os}(u1)}) = 90K(15nA) + 2(1.6mV) = 4.6mV$$

The dc offset of the second stage is given by:

$$dV_{\text{off2}} = 102K(dI_{b(u2)}) + 2.6(dV_{\text{os}(u2)}) = 102K(15nA) + 2.6(1.6mV) = 5.7mV$$

The dc offset of the third stage is given by:

$$dV_{\text{off3}} = 231K(dI_{b(u3)}) + 16.8(dV_{\text{os}(u3)}) = 231K(15nA) + 16.8(1.6mV) = 30.4mV$$

The total loop offset at the output of the final stage is given by:

$$dV_{\text{off(tot)}} = 42dV_{\text{off1}} + 16.8dV_{\text{off2}} + dV_{\text{off3}} = 320mV$$

The open loop gain of the servo loop will compensate for this offset, so the error in S field counts attributed to 320mV dc offset at the heater is given by:

$dS = (1\text{count}/.31mV)(320mV/80) = 13\text{counts}$, which is reasonable and will cause negligible pitch/roll error at null. The loss to space is just changed slightly, but all of the detectors are still referenced to the all space output and the depression angle calculation will cancel out the 13 count S field set point delta.

C. Peak Detector Errors

Capacitor C6 is responsible for peak detecting the coldest of the four S fields and must not be allowed to drift too much over a maximum hold time determined by the frame rate period or 500m-sec max. The drift in voltage at C6 is given by:

$$dV_{c6} = [I_{dg(q6)} + I_{dg(q5)} - I_{r(cr4)}](500m\text{-sec})/.042u$$

$$I_{dg(q6)} = \text{spec at } 65C + \text{age} + \text{rad} = 250pA(14V/20V)(16) + 562pA + 273pA = 3.6nA$$

$$I_{dg(q5)} = 250pA(5V/20V)16 + 188pA + 97pA = 1.3nA$$

The above calculations assumes that the leakage is linear with applied voltage and doubles for every 10C and that the age derating is 300%.

The reverse leakage current for cr4 at 30V, 125C is 300nA max. Assuming the current is linear with applied voltage and doubles for every 10C, the reverse 1N3595 current is given by:

$$I_{r(cr4)} = (300nA/64)(14V/30V) + 1nA + .4nA = 3.6nA$$

So $dV_{c6} = 15\text{mV}$ due to leakage currents. This delta divided by the gain of the first two stages is 3mV or about 10 counts S field delta, which is acceptable.

Also, the time between when the first S field and last S field is entered into the peak detector is 360m-sec in which time the cap will leak 11mV . Referenced to the input to the first stage, the difference in counts between the first S field entered into the loop and the last is $(11\text{mV}/5)(1\text{cnt}/.31\text{mV}) = 7\text{counts}$. In order to prevent the peak detector from possibly always latching on to the last S field entered into the loop, a seven count spread between S fields is required, but this is reasonable delta between S fields.

D. Heater Drive Capability:

The minimum base drive available to the heater drive transistor is given by:

$I_{b(q10)} = I_{dss(q9)} - (1\text{V}/8\text{K}) = 5\text{mA} - .13\text{mA} = 4.87\text{mA}$ where the spec min for the zero voltage gate drive current for a 2N3972 is 5mA .

The required max. heater current is $11\text{V}/300\text{ohm} = 37\text{mA}$

Thus the required dc gain of q10 is $37\text{mA}/4.87\text{mA} = 8$

The available gain is given by:

$h_{FE(q10)} = 17$, which is determined by an earlier A2 board calculation.

Thus, the drive to the heater can support the worst case loading of the heater.

A5 DATA I/O AND LOGIC BOARD

TOPICS TO BE CONSIDERED

1. Data Clock Receiver and Line Sync Receiver
2. Data/Data Ready Circuitry
3. Changes to the Heritage Design to Support Dual Channel Simultaneous Operation

1. Data Clock/ Line Sync Inputs

As required by the specifications, the data clock receiver as well as the line sync. receiver allow for redundant inputs. The receiver design for both functions is basically just a LM193 comparator with a threshold voltage set at 2.4V and a dc hysteresis of .7V along with some ac hysteresis. The LM193 comparator has been used on many other programs at Barnes and is rad hard for TRMM's application to well in excess of 18KRAD. The offset and bias currents of the comparator are insignificant, considering that the threshold is appropriately set at 2.4V and the max level of the clock signal to be rejected by the circuitry is 1.0V as determined by the TRMM specifications.

2. Data/Data Ready Outputs

The data and data ready outputs are driven by a CD4041UB line driver, which remains unchanged from the heritage design. The only change is that the CD4041 is now powered by 5V to accommodate a 0 to 5V logic voltage output range. The outputs are buffered by 1K to the driver in order to sustain a short to +5V or ground without degrading the redundant output, as required by the TRMM specifications. The 5V which powers the outputs is derived by a REF02A which is exclusively dedicated to only the data and data ready outputs.

The REF02A can drive 10mA minimum, which is more than adequate. Also, the REF02A can sustain an indefinite short to ground as specified by PMI and the supply current is only 1mA typical, making the REF02A the ideal choice for this application.

Figure one on the following page illustrates the operation of the line sync and data clock receiver circuitry as taken from the bread board.

3. Dual Channel Operation

The TRMM specifications require that the design be capable of dual channel simultaneous operation. This required a few minor design changes from the basic heritage design.

To accommodate this requirement, the synchronization of both channels to the falling edge of the line sync had to be tightened up. Further the series/shunt and demod logic had to be changed slightly to allow for slip between the two master oscillators in each channel.

The synchronization to the line sync. was tightened by clocking flip-flop U7 at a faster rate of 200Khz as opposed to the former 3.2Khz rate, this enabled the falling edge of the line sync to be clocked into the flip flop at the start of the frame within only a +/-5 u-sec period of the time at which the line sync falls low. The end of the frame relative to the falling edge of the line sync. was also tightened by re-setting counter U12 at the end of the frame in each channel.

After tightening up the start and end of the frame in each channel relative to the space-craft line sync, it was now possible to accomodate dual channel simultaneous operation by delaying the series/shunt logic to the middle of the hold times of the integrator. This change allowed for slip between the two master 1.6Mhz crystal oscillators in each channel. By delaying the series shunt logic, the common set of detectors to each channel could be sampled simultaneously by each channel and the commutation glitches at the output of preamp of each channel due to the channels own series/shunt logic and the slip of the opposite channels series/shunt logic relative to the its own series/shunt logic could be accounted for and eliminated from causing A/D conversion error by always placing the commutation glitches in the middle of the hold times of the integrators used for the A/D.

All of these changes to the basic heritage design were bread-boarded to ensure that the design changes were appropriate.

Figures 2 through 9 on the following pages illustrate the concepts just discussed.

Figure 2 and 3 shows the jitter at the start and end of frame relative to the line sync for the heritage design. The FRAME START signal rising and falling edges mark the start and end of the frame.

Figures 4 and 5 illustrate how with the modifications for the TRMM design, the jitter at the start and end of the 496m-sec frame period was eliminated.

Figure 6 illustrates the synchronazation of the U12 counter in the TRMM design.

Figure 7 illustrates the TRMM series/shunt logic relative to the integrate and hold times of the A3 board A/D integrator.

Figures 8 and 9 illustrate the end of frame waveforms showing how the two oscillators have slipped relative to each other; the slip of the two oscillators for the breadboard was exaggerated by purposely adjusting the output frequencies of the breadboard LC oscillators to be different. The actual design will incorporate a crystal oscillator in each channel.

Note that the slip of the timing between each channels series/shunt logic will be greatest at the end of the frame and this slip will induce an extra commutation spike in the preamp signal. But, as long as the commutation spike decays to zero by the end of the integrator hold time, the spike will not cause any digitization error. The total hold time period is 5m-sec and the delay will be set to between 2 to 2.5m-sec, allowing for a period of 3 to 2.5m-sec for the commutation spike to decay to zero.

Figure 10 illustrates the single channel period of the commutation spike at the output of the preamp caused by the series/shunt sampling of the detectors. Note that the spike decays to zero in about 1m-sec.

Analysis

channel slip

The slip between each of the two channels oscillators can not vary too much for reasons discussed above. The slip between each channels logic will be greatest at the end of the frame. The frame period is given by:

$$T_{\text{frame}} = 128(128)(12)(4)/f_{\text{osc}}$$

The oscillator specifications are:

init tol = 15ppm

age = 5ppm/yr(20yr) = 100ppm

temp = 50ppm for -20C to 70C operation

rad = ?

The radiation hardness of the oscillator must be verified at a later date. Neglecting the radiation degradatio for now, the difference between the length of the frame for each channel is given by:

$$dT = 786432 \{ [1/1.585549M(1 - 165\text{ppm})] - [1/1.585549M(1 + 165\text{ppm})] \}$$

$dT = 165\mu\text{-sec}$, this is an acceptable drift at the end of the frame, since the hold time of the integrators are long enough to accomodate this drift.

maximum time to achieve sync with the space-craft line sync

The unit achieves sync with the space-craft by starting the frame at the falling edge of the line sync in each channel. At power on, the detector field commutation logic, which is responsible for sending each sampled detector to the input of the series/shunt switch is in an arbitrary state. The commutation singnal 2S is used to lock the TRMM electronics to the space-craft. The time to lock up is dependent upon the period of the line sync. sent from the space-craft relative to the period of the frame for the TRMMESA electronics.

The worst case time to achieve synchronazation is given by:


$$T_s = [(T_{\text{frame}}/2)/(T_{1/s} - T_{\text{frame}})](T_{1/s}) = 45\text{seconds}$$

FIGURE 1

AS BD DATA CLK REC.

DATE: Jun 24/93


TIME: 10:51:34



AS BD. DATA CLK REC.

DATE: Jun 24/93

TIME: 11:30:58



~~SAME PLOT~~

DATE: Apr 26/93

TIME: 11:47:22




FIGURE 2

HERITAGE DESIGN START/END OF FRAME
LOGIC.


JITTER ON START AND END OF FRAME IN HERSTAGE DESIGN

CH4: -1.93V

05.392ms

DATE: Apr 26/93

TIME: 15:29:05



CH1: 1.00V : 1ms

U9-10

CH2: 1.00V : 1ms

U7-5

CH4: 1.00V : 1ms

REF1: 1.00V 1ms

FRAME START

'LOCKED'

FIGURE 3

- Note jitter on both edges of FRAME START
- Also, note the high to low edge has more jitter than the low to high edge.

T.RMM DESIGN

5

CH I & II SYNCHRONIZATION
w/ AS BOARD MODIFICATION

DATE: Apr 29/93

TIME: 10:11:33





FIGURE 4

- Eliminated the jitter @ start & end of frame by synchronization of the AS - U12 CNTR w/ the FRAME START signal, which eliminated end of frame jitter. Eliminated start of frame jitter by clocking the frame start flip flop (AS-U7) from 198 KHz

START & END OF FRAME JITTER

TRMM DESIGN

START OF FRAME CH I + CH II
w/ AS MODIFICATIONS



DATE: Apr 29/93

TIME: 09:48:54


CH1: 1.00V : 5us
LINE SYNC INPUT TO AS

CH2: 1.00V : 5us
FRAME START CH I

CH3: 1.00V : 5us
FRAME START CH II

FIGURE 5A

END OF FRAME CH I & CH II
w/ AS MODIFICATIONS



DATE: Apr 29/93

TIME: 09:52:53

CH1: 1.00V : 50us
LINE SYNC INPUT TO AS

CH2: 1.00V : 50us
FRAME START CH I

CH3: 1.00V : 50us
FRAME START CH II

NOTE: THE TWO L/C

OSCILLATORS ARE
OFF IN FREQUENCY
SO THE END OF FRAME
OCCURS AT DIFFERENT PIS.
The real design will
incorporate a xtal osc.

FIGURE 5B

TRIMM DESIGN

SYNCHRONIZATION OF MS-VI2-CNTR
w/ ITS MODIFICATIONS

DATE: APR 29/93

TIME: 10:04:58




FIGURE 6

TRMM DESIGN




FIGURE 7A

'EXPANDED'





FIGURE 7B

TRMM DESIGN

END OF FRAME CH I + II



DATE: May 06/93

TIME: 16:10:22

CH1: 10.0V : 5ms

P/A CH I

CH2: 10.0V : 5ms

P/A CH II


CH3: 02.0V : 5ms

SHUNT CMD + 2.5ms CH II

CH4: 10.0V : 5ms

FIGURE 8A

'EXPANDED'



DATE: May 06/93

TIME: 16:17:40

CH1: 10.0V : 250us

P/A CH I

CH2: 10.0V : 250us

P/A CH II

CH3: 02.0V : 250us

SHUNT CMD + 2.5ms CH II


CH4: 10.0V : 250us

FIGURE 8B

END OF FRAME CH II

DATE: May 06/93

TIME: 16:32:31



CH1: 02.0V : 10ms

INT I OUTPUT

CH2: 10.0V : 10ms

P/A CH II

CH3: 02.0V : 10ms

INT I STOP CH II


CH4: 10.0V : 10ms

FRAME STOP

FIGURE 9

DATE: Apr 30/93

TIME: 12:02:59



CH4: 0.50V : 200us

P/A OUTPUT



SWITCHING SPIKE

FIGURE 10

SINGLE CHANNEL COMPUTATION SPIKE
AT P/A OUTPUT

$$T_{\text{spike}} \approx 1\text{m-sec}$$


APPENDIX A



- REF. DESIG. RESERVED FOR THIS SMT.
ARE 51 - SUBSEQUENT.

MATERIAL		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND INCLUDES TYPICAL TOLERANCES		DRAWING DATE CHECKED APPROVED JAMES DATE		100% CONTRACT ORDER NO.	
QTY	UNIT	USED ON	REMARKS	FRAC TIONS	DECIMALS	ANGLES	ALL DIMENSIONS UNLESS OTHERWISE SPECIFIED ARE IN INCHES FRACTIONS DECIMALS ANGLES 1/8 1/16 1/32 1/64 3/8 1/2 5/8 3/4 1 1 1/4 1 1/2 1 3/4 2 2 1/4 2 1/2 3 3 1/4 3 1/2 4 4 1/4 4 1/2 5 5 1/4 5 1/2 6 6 1/4 6 1/2 7 7 1/4 7 1/2 8 8 1/4 8 1/2 9 9 1/4 9 1/2 10 10 1/4 10 1/2 11 11 1/4 11 1/2 12 12 1/4 12 1/2 13 13 1/4 13 1/2 14 14 1/4 14 1/2 15 15 1/4 15 1/2 16 16 1/4 16 1/2 17 17 1/4 17 1/2 18 18 1/4 18 1/2 19 19 1/4 19 1/2 20 20 1/4 20 1/2 21 21 1/4 21 1/2 22 22 1/4 22 1/2 23 23 1/4 23 1/2 24 24 1/4 24 1/2 25 25 1/4 25 1/2 26 26 1/4 26 1/2 27 27 1/4 27 1/2 28 28 1/4 28 1/2 29 29 1/4 29 1/2 30 30 1/4 30 1/2 31 31 1/4 31 1/2 32 32 1/4 32 1/2 33 33 1/4 33 1/2 34 34 1/4 34 1/2 35 35 1/4 35 1/2 36 36 1/4 36 1/2 37 37 1/4 37 1/2 38 38 1/4 38 1/2 39 39 1/4 39 1/2 40 40 1/4 40 1/2 41 41 1/4 41 1/2 42 42 1/4 42 1/2 43 43 1/4 43 1/2 44 44 1/4 44 1/2 45 45 1/4 45 1/2 46 46 1/4 46 1/2 47 47 1/4 47 1/2 48 48 1/4 48 1/2 49 49 1/4 49 1/2 50 50 1/4 50 1/2 51 51 1/4 51 1/2 52 52 1/4 52 1/2 53 53 1/4 53 1/2 54 54 1/4 54 1/2 55 55 1/4 55 1/2 56 56 1/4 56 1/2 57 57 1/4 57 1/2 58 58 1/4 58 1/2 59 59 1/4 59 1/2 60 60 1/4 60 1/2 61 61 1/4 61 1/2 62 62 1/4 62 1/2 63 63 1/4 63 1/2 64 64 1/4 64 1/2 65 65 1/4 65 1/2 66 66 1/4 66 1/2 67 67 1/4 67 1/2 68 68 1/4 68 1/2 69 69 1/4 69 1/2 70 70 1/4 70 1/2 71 71 1/4 71 1/2 72 72 1/4 72 1/2 73 73 1/4 73 1/2 74 74 1/4 74 1/2 75 75 1/4 75 1/2 76 76 1/4 76 1/2 77 77 1/4 77 1/2 78 78 1/4 78 1/2 79 79 1/4 79 1/2 80 80 1/4 80 1/2 81 81 1/4 81 1/2 82 82 1/4 82 1/2 83 83 1/4 83 1/2 84 84 1/4 84 1/2 85 85 1/4 85 1/2 86 86 1/4 86 1/2 87 87 1/4 87 1/2 88 88 1/4 88 1/2 89 89 1/4 89 1/2 90 90 1/4 90 1/2 91 91 1/4 91 1/2 92 92 1/4 92 1/2 93 93 1/4 93 1/2 94 94 1/4 94 1/2 95 95 1/4 95 1/2 96 96 1/4 96 1/2 97 97 1/4 97 1/2 98 98 1/4 98 1/2 99 99 1/4 99 1/2 100 100 1/4 100 1/2 101 101 1/4 101 1/2 102 102 1/4 102 1/2 103 103 1/4 103 1/2 104 104 1/4 104 1/2 105 105 1/4 105 1/2 106 106 1/4 106 1/2 107 107 1/4 107 1/2 108 108 1/4 108 1/2 109 109 1/4 109 1/2 110 110 1/4 110 1/2 111 111 1/4 111 1/2 112 112 1/4 112 1/2 113 113 1/4 113 1/2 114 114 1/4 114 1/2 115 115 1/4 115 1/2 116 116 1/4 116 1/2 117 117 1/4 117 1/2 118 118 1/4 118 1/2 119 119 1/4 119 1/2 120 120 1/4 120 1/2 121 121 1/4 121 1/2 122 122 1/4 122 1/2 123 123 1/4 123 1/2 124 124 1/4 124 1/2 125 125 1/4 125 1/2 126 126 1/4 126 1/2 127 127 1/4 127 1/2 128 128 1/4 128 1/2 129 129 1/4 129 1/2 130 130 1/4 130 1/2 131 131 1/4 131 1/2 132 132 1/4 132 1/2 133 133 1/4 133 1/2 134 134 1/4 134 1/2 135 135 1/4 135 1/2 136 136 1/4 136 1/2 137 137 1/4 137 1/2 138 138 1/4 138 1/2 139 139 1/4 139 1/2 140 140 1/4 140 1/2 141 141 1/4 141 1/2 142 142 1/4 142 1/2 143 143 1/4 143 1/2 144 144 1/4 144 1/2 145 145 1/4 145 1/2 146 146 1/4 146 1/2 147 147 1/4 147 1/2 148 148 1/4 148 1/2 149 149 1/4 149 1/2 150 150 1/4 150 1/2 151 151 1/4 151 1/2 152 152 1/4 152 1/2 153 153 1/4 153 1/2 154 154 1/4 154 1/2 155 155 1/4 155 1/2 156 156 1/4 156 1/2 157 157 1/4 157 1/2 158 158 1/4 158 1/2 159 159 1/4 159 1/2 160 160 1/4 160 1/2 161 161 1/4 161 1/2 162 162 1/4 162 1/2 163 163 1/4 163 1/2 164 164 1/4 164 1/2 165 165 1/4 165 1/2 166 166 1/4 166 1/2 167 167 1/4 167 1/2 168 168 1/4 168 1/2 169 169 1/4 169 1/2 170 170 1/4 170 1/2 171 171 1/4 171 1/2 172 172 1/4 172 1/2 173 173 1/4 173 1/2 174 174 1/4 174 1/2 175 175 1/4 175 1/2 176 176 1/4 176 1/2 177 177 1/4 177 1/2 178 178 1/4 178 1/2 179 179 1/4 179 1/2 180 180 1/4 180 1/2 181 181 1/4 181 1/2 182 182 1/4 182 1/2 183 183 1/4 183 1/2 184 184 1/4 184 1/2 185 185 1/4 185 1/2 186 186 1/4 186 1/2 187 187 1/4 187 1/2 188 188 1/4 188 1/2 189 189 1/4 189 1/2 190 190 1/4 190 1/2 191 191 1/4 191 1/2 192 192 1/4 192 1/2 193 193 1/4 193 1/2 194 194 1/4 194 1/2 195 195 1/4 195 1/2 196 196 1/4 196 1/2 197 197 1/4 197 1/2 198 198 1/4 198 1/2 199 199 1/4 199 1/2 200 200 1/4 200 1/2 201 201 1/4 201 1/2 202 202 1/4 202 1/2 203 203 1/4 203 1/2 204 204 1/4 204 1/2 205 205 1/4 205 1/2 206 206 1/4 206 1/2 207 207 1/4 207 1/2 208 208






NOTES:

- 1) INTERPRET DRAWING IN ACCORDANCE WITH STANDARDS PRESCRIBED BY DOD-D-1000 LEVEL 3
- 2) PARTIAL REF. DESIGNATIONS ARE SHOWN. PREFIX THE DESIGNATION WITH UNIT NUMBER OR ASSEMBLY DESIGNATION OR BOTH.
- 3) UNLESS OTHERWISE SPECIFIED:
 - ALL RESISTORS ARE 1/2W, 1%.
 - ALL CAPACITORS ARE 10V, 50V.
 - ALL LAST REF. DESIGN'S USED: CK, DG, QZ, R04, U100 & JZ.

SCHEMATIC, ELECTRICAL	
LOGIC & CONTROL SIGNAL	
INTERFACE AS)	
D 100430	257302-3005-5
REV. 1	
REV. 2	
REV. 3	
REV. 4	
REV. 5	
REV. 6	
REV. 7	
REV. 8	
REV. 9	
REV. 10	
REV. 11	
REV. 12	
REV. 13	
REV. 14	
REV. 15	
REV. 16	
REV. 17	
REV. 18	
REV. 19	
REV. 20	
REV. 21	
REV. 22	
REV. 23	
REV. 24	
REV. 25	
REV. 26	
REV. 27	
REV. 28	
REV. 29	
REV. 30	
REV. 31	
REV. 32	
REV. 33	
REV. 34	
REV. 35	
REV. 36	
REV. 37	
REV. 38	
REV. 39	
REV. 40	
REV. 41	
REV. 42	
REV. 43	
REV. 44	
REV. 45	
REV. 46	
REV. 47	
REV. 48	
REV. 49	
REV. 50	
REV. 51	
REV. 52	
REV. 53	
REV. 54	
REV. 55	
REV. 56	
REV. 57	
REV. 58	
REV. 59	
REV. 60	
REV. 61	
REV. 62	
REV. 63	
REV. 64	
REV. 65	
REV. 66	
REV. 67	
REV. 68	
REV. 69	
REV. 70	
REV. 71	
REV. 72	
REV. 73	
REV. 74	
REV. 75	
REV. 76	
REV. 77	
REV. 78	
REV. 79	
REV. 80	
REV. 81	
REV. 82	
REV. 83	
REV. 84	
REV. 85	
REV. 86	
REV. 87	
REV. 88	
REV. 89	
REV. 90	
REV. 91	
REV. 92	
REV. 93	
REV. 94	
REV. 95	
REV. 96	
REV. 97	
REV. 98	
REV. 99	
REV. 100	




ISSUES	SEVERE TYPE	HEAVY AND
J1, U3, J4, U6, J15	CD 402EB	7 14
J7, U5, J6, U2, U3, U4	CD 42112	7 14
U7, U8	CD 402AB	7 14
U5, U11	CD 4021B	6 16
J9	CD 4040B	6 16

NOTES:

- 1. INTERPRET DRAWINGS IN ACCORDANCE WITH STANDARDS PRESCRIBED BY DOD-10000 LEVEL 3.
- 2. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN. FOR COMPLETE DESIGNATION WORK WITH UNIT NUMBER OF SUBASSEMBLY (SUSSEMBLED).
- 3. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 5%, 1/4W.
- ALL CAPACITORS ARE 10%, 200V.


LAST REF DESIGN 3 USED : C-43443106.


INTERNAL		UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES INCLUDES UNLESS OTHERWISE APPLIED OF PLATED FINISHES		DATE 2/27/76 2/27/76 2/27/76 2/27/76 2/27/76 2/27/76		SHEET 1 OF 1	
APPLICATION		FRACTIONS DECIMALS ANGLES		DATE 2/27/76 2/27/76 2/27/76 2/27/76 2/27/76 2/27/76		SHEET 1 OF 1	
INT		1/4" 1/8" 1/16" 1/32" 1/64" 1/128" 1/256" 1/512" 1/1024" 1/2048" 1/4096" 1/8192" 1/16384" 1/32768" 1/65536" 1/131072" 1/262144" 1/524288" 1/1048576" 1/2097152" 1/4194304" 1/8388608" 1/16777216" 1/33554432" 1/67108864" 1/134217728" 1/268435456" 1/536870912" 1/1073741824" 1/2147483648" 1/4294967296" 1/8589934592" 1/17179869184" 1/34359738368" 1/68719476736" 1/137438953472" 1/274877906944" 1/549755813888" 1/1099511627776" 1/2199023255552" 1/4398046511104" 1/8796093022208" 1/17592186044416" 1/35184372088832" 1/70368744177664" 1/140737488355328" 1/281474976710656" 1/562949953421312" 1/1125899906842624" 1/2251799813685248" 1/4503599627370496" 1/9007199254740992" 1/18014398509481984" 1/36028797018963968" 1/72057594037927936" 1/144115188075855872" 1/288230376151711744" 1/576460752303423488" 1/1152921504606846976" 1/2305843009213693952" 1/4611686018427387904" 1/9223372036854775808" 1/18446744073709551616" 1/36893488147419103232" 1/73786976294838206464" 1/147573952589676412928" 1/295147905179352825856" 1/590295810358705651712" 1/1180591620717411303424" 1/2361183241434822606848" 1/4722366482869645213696" 1/9444732965739290427392" 1/18889465931478580854784" 1/37778931862957161709568" 1/75557863725914323419136" 1/151115727451828646838272" 1/302231454903657293676544" 1/604462909807314587353088" 1/1208925819614629174706176" 1/2417851639229258349412352" 1/4835703278458516698824704" 1/9671406556917033397649408" 1/19342813113834066795298816" 1/38685626227668133590597632" 1/77371252455336267181195264" 1/154742504910672534362390528" 1/309485009821345068724781056" 1/618970019642690137449562112" 1/1237940039285380274899124224" 1/2475880078570760549798248448" 1/4951760157141521099596496896" 1/9903520314283042199192993792" 1/19807040628566084398385987584" 1/39614081257132168796771975168" 1/79228162514264337593543950336" 1/158456325028528675187087900672" 1/316912650057057350374175801344" 1/633825300114114700748351602688" 1/1267650600228229401496703205376" 1/2535301200456458802993406410752" 1/5070602400912917605986812821504" 1/10141204801825835211973625643008" 1/20282409603651670423947251286016" 1/40564819207303340847894502572032" 1/81129638414606681695789005144064" 1/162259276829213363391578010288128" 1/324518553658426726783156020576256" 1/649037107316853453566312041152512" 1/1298074214633706907132624082305024" 1/2596148429267413814265248164610048" 1/5192296858534827628530496329220096" 1/10384593717069655257060992658440192" 1/20769187434139310514121985316880384" 1/41538374868278621028243970633760768" 1/83076749736557242056487941267521536" 1/166153499473114484112975882535043072" 1/332306998946228968225951765070086144" 1/664613997892457936451903530140172288" 1/1329227995784915872903807060280344576" 1/2658455991569831745807614120560689152" 1/5316911983139663491615228241121378304" 1/10633823966279326983230456482242756608" 1/21267647932558653966460912964485513216" 1/42535295865117307932921825928971026432" 1/85070591730234615865843651857942052864" 1/170141183460469231731687303715884105728" 1/340282366920938463463374607431768211456" 1/680564733841876926926749214863536422912" 1/1361129467683753853853498429727072845824" 1/2722258935367507707706996859454145691648" 1/5444517870735015415413993718908291383296" 1/10889035741470030830827987437816582766592" 1/21778071482940061661655974875633165533184" 1/43556142965880123323311949751266331066368" 1/87112285931760246646623899502532662132736" 1/174224571863520493293247799005065324265472" 1/348449143727040986586495598010130648530944" 1/696898287454081973172991196020261291061888" 1/1393796574908163946345982392040522582123776" 1/2787593149816327892691964784081045164247552" 1/5575186299632655785383929568162090328495104" 1/11150372599265311570767859136324180656990208" 1/22300745198530623141535718272648361313980416" 1/4460149039706124628307143654529					



- NOTES:
1. INTERPRET DRAWINGS IN ACCORDANCE WITH STANDARDS PRESCRIBED BY LOG-D-1000, LEVEL 3.
 2. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN. PREPARE THE DESIGNATION WITH UNIT NUMBER OR ASSEMBLY DESIGNATION OR BOTH.
 3. UNLESS OTHERWISE SPECIFIED:
ALL RESISTORS ARE $\pm 5\%$ 1/4W.
ALL CAPACITORS ARE $\pm 10\%$ 200V.
U4, U6, U8, U11, U15 ARE CD4011AD.
U1, U2, U3, U5, U7, U9, U10, U12, U13, U14 ARE CD4013AD.
U16 ARE CD4013.
4. LAST REF. DESIGNS. USED: U3, U8, U15.

DATE APPROVED		REVISIONS	
21. ENGINEER: N.S. CLEGG		DESCRIPTION	
DATE		REVISIONS	
21. 11/14		1	
21. 11/14		2	
21. 11/14		3	
21. 11/14		4	
21. 11/14		5	
21. 11/14		6	
21. 11/14		7	
21. 11/14		8	
21. 11/14		9	
21. 11/14		10	
21. 11/14		11	
21. 11/14		12	
21. 11/14		13	
21. 11/14		14	
21. 11/14		15	
21. 11/14		16	
21. 11/14		17	
21. 11/14		18	
21. 11/14		19	
21. 11/14		20	
21. 11/14		21	
21. 11/14		22	
21. 11/14		23	
21. 11/14		24	
21. 11/14		25	
21. 11/14		26	
21. 11/14		27	
21. 11/14		28	
21. 11/14		29	
21. 11/14		30	
21. 11/14		31	
21. 11/14		32	
21. 11/14		33	
21. 11/14		34	
21. 11/14		35	
21. 11/14		36	
21. 11/14		37	
21. 11/14		38	
21. 11/14		39	
21. 11/14		40	
21. 11/14		41	
21. 11/14		42	
21. 11/14		43	
21. 11/14		44	
21. 11/14		45	
21. 11/14		46	
21. 11/14		47	
21. 11/14		48	
21. 11/14		49	
21. 11/14		50	
21. 11/14		51	
21. 11/14		52	
21. 11/14		53	
21. 11/14		54	
21. 11/14		55	
21. 11/14		56	
21. 11/14		57	
21. 11/14		58	
21. 11/14		59	
21. 11/14		60	
21. 11/14		61	
21. 11/14		62	
21. 11/14		63	
21. 11/14		64	
21. 11/14		65	
21. 11/14		66	
21. 11/14		67	
21. 11/14		68	
21. 11/14		69	
21. 11/14		70	
21. 11/14		71	
21. 11/14		72	
21. 11/14		73	
21. 11/14		74	
21. 11/14		75	
21. 11/14		76	
21. 11/14		77	
21. 11/14		78	
21. 11/14		79	
21. 11/14		80	
21. 11/14		81	
21. 11/14		82	
21. 11/14		83	
21. 11/14		84	
21. 11/14		85	
21. 11/14		86	
21. 11/14		87	
21. 11/14		88	
21. 11/14		89	
21. 11/14		90	
21. 11/14		91	
21. 11/14		92	
21. 11/14		93	
21. 11/14		94	
21. 11/14		95	
21. 11/14		96	
21. 11/14		97	
21. 11/14		98	
21. 11/14		99	
21. 11/14		100	





bioRxiv preprint doi: <https://doi.org/10.1101/2019.04.10.332814>; this version posted April 11, 2019. The copyright holder for this preprint (which was not certified by peer review) is the author/funder, who has granted bioRxiv a license to display the preprint in perpetuity. It is made available under aCC-BY-NC-ND 4.0 International license.

D 1635-041

APPENDIX C

COMBINING VARIABLE PARAMETERS

RESISTORS

$$\text{EOL \% Tolerance} = [(\Delta R \text{ INIT})^2 + (\Delta R \text{ TEMP})^2 + (\Delta R \text{ LIFE})^2]^{\frac{1}{2}}$$

No measurable radiation effects on resistors

$$\text{BOL \% tolerance} = \Delta R \text{ INIT} + \Delta R \text{ TEMP}$$

Examples:

TYPE	$\Delta R \text{ TOL}$ INITIAL %	$\Delta R \text{ TEMP}$ -34% + 100°C	$\Delta R \text{ LIFE}$ %	$\Delta R \text{ RSS}$ %
Carbon Composition RCR	±5.	±8	±15	±17.7
Film, RLR	±1.0	±0.375	±2	± 2.3
Film, RNC	±1.0	±0.375	±1	±1.5
Film,* RNC90Y (Vishay)	±0.1	±0.04	±0.1	±0.15
Variable, RJR (Non- Wire Wound)*	±5.0	±0.4	±10	±11.2
Variable, RTR (Wire Wound)*	±5.0	±0.4	±10	±11.2
Wire Wound, RBR (Accurate)	±1.0	±0.4	±0.5	±1.2
Wire Wound, RWR (Power)	±1.0	±0.4	±1	±1.5
Wire Wound, RER (Chassis Mount)	±1.0	±0.4	±1	±1.5
Network, RZO	±1.0	±0.4	±1	±1.5
Thermistors, Glass Bead, Neg TC	±5.0	NA	±1.3	±5.2
Bead Encapsulated, Pos TC	±5.0	NA	±1.8	±5.3
Disc, Pos or Neg TC	±5.0	NA	±5	±7.1

Adjustments can be made for different initial tolerances & temps.
(50ppm/°C Temp coefficient assumed for most above).

APPENDIX C
COMBINING VARIABLE PARAMETERS
CAPACITORS

$$\text{EOL \% Tolerance} = [(\Delta C_{\text{INIT}})^2 + (\Delta C_{\text{TEMP}})^2 + (\Delta C_{\text{LIFE}})^2]^{1/2}$$

No measurable radiation effects on capacitors.

$$\text{BOL \% Tolerance} = \Delta C_{\text{INIT}} + \Delta C_{\text{TEMP}}$$

Examples:

TYPE	ΔC TOL INITIAL %	ΔC TEMP -34% + 100°C	ΔC LIFE %	ΔC RSS %
Ceramic, CKR (General Purpose BX)	±10.0	+12/-7	±30.	+33.8/-32.4
Ceramic, CCR Temperature Compensated BP)	±1.0	+0.025/-0.1777	±0.5(1)	±1.2
Metallized Film, CRH	±1.0	±0.5	±2.0	±2.3
Plastic Film, CQR (Metallized/Non metallized)	±5.0	±0.5(3)	±2.0	±5.4
Glass, CYR	±5.0	±5(3)	±0.5(2)	±7.1
Mica, CMR	±5.0	±5(3)	±0.5	±7.1
Tantalum, Foil CLR	±10	±10(3)	±15.	±20.6
Tantalum, Slug CLR	±10	±20/-25	±10	±24.5/-28.7
Tantalum, Solid, CSR	±10.	±10.	±10	±17.3
Variable Piston, PC	±10	±10(3)	±5	±15.0

Notes (1) OR ±0.75 pf whichever is greater.
(2) OR ±0.5pf "
(3) Assumed

TABLE 2. EOL DESIGN LIMITS (Continued)

<u>Part Type</u>	<u>Applicable MIL-Spec</u>	<u>Parameter</u>	<u>End-of Life Design Limits</u>
<u>Resistors (Continued)</u>			
Film,* RNC90Y (Vishay)	MIL-R-55182	R	+0.1%
Variable, RJR (Non-Wire Wound)*	MIL-R-39035	R	+10%
Variable, RTR (Wire Wound)*	MIL-R-39015	R	+10%
Wire Wound, RBR (Accurate)	MIL-R-39005	R	+0.5%
Wire Wound, RWR (Power)	MIL-R-39007	R	+1%
Wire Wound, RER (Chassis Mount)	MIL-R-39009	R	+1%
Network, R20	MIL-R-83401	R	+1%
Thermistors, Glass Bead, Neg TC	MIL-T-23648	R	+1.3%
Bead Encapsulated, Pos TC			+1.8%
Disc, Pos or Neg TC			+5%
<u>EMI Filters</u>			
	MIL-F-15733	C	+20%
	MIL-F-28861	IR	-30%
<u>Coils, RF Molded*</u>			
	MIL-C-15305	L	+3%
		Q	+6%
<u>Transistors</u>			
	MIL-S-19500	hFE	85%
		ICBO	300%
		ICES	300%
		ICEX	300%
		VBE	+0.01V
		VCE(sat)	+15%
		V _t (MOSFETs)*	+0.1V, -0.0V
		t _d , t _f	120%
		t _r , t _s	

*EOL Design Limits were derived from MIL-STD-1547, except those annotated by an asterisk, which were GE derived.

I.D. 2146G

70

Size A	Code Ident No. 49671	PAPL-3267492
-----------	-------------------------	--------------

TABLE 2. EOL DESIGN LIMITS (Continued)

<u>Part Type</u>	<u>Applicable MIL-Spec</u>	<u>Parameter</u>	<u>End-of Life Design Limits</u>
<u>Diodes</u>	MIL-S-19500	V _F	+1%
		I _R	+100%
		V _Z	+2%
<u>Reference Diodes</u>	MIL-S-19500	V _Z	+0.5%
<u>Microcircuits*</u>	MIL-M-38510	All	**

*EOL Design Limits were derived from MIL-STD-1547, except those annotated by an asterisk, which were GE derived.

**Use Maximum specification limit for wide temperature range (-55°C to +125°C) for total worst-case tolerance (EOL and temperature).

~~RECEIVED~~
~~3-16-68~~
~~3-16-68~~
~~3-16-68~~

Size A	Code Ident No. 49671	I.D. 2146G 71
		PAPL-3267492

2N3501
 2N4393
 LM111H
 2N3965
 G118A
 2N3972
 2N4239
 2N4236
 2N2430A
 LM108A
 2N3965
 LM108A LINEAR TECH
 2N2484
 2N3501
 2N2484
 G118AL
 2N3972
 LM101A
 2N4239
 2N4236
 2N3811
 2N3965
 2N2920
 2N5042
 2N2484
 2N4393
 2N4236

2N4239
 1N645
 1N5617
 1N3595
 2N2907A
 2N4236
 2N4239
 2N4392
 2N3972
 LM108A-H
 1N3595
 1N5617
 LM101A
 2N2432A
 1N4111
 2N4236
 2N4239
 2N3965
 2N3970

2N4868A
 2N2484
 2N3972
 2N3965
 2N2907A
 LM101A
 2N3970
 1N5617
 2N3999

2N4236
 2N4239
 1N5287
 1N5617
 1N5297
 1N3154
 1N4148
 1N5212
 1N5291
 1N4148
 2N2222A
 2N4393
 2N3970, 2 2N3970

MEMORANDUM

To: Fred Zalenski

Date: April 17, 1991

From: James Coleman

Subject: 2N3501 Radiation Deratings

Provided in Table I below are the radiation deratings for the 2N3501 transistor. This device is the final device type to be tested by GE as part of the NSUS radiation hardness assurance lot acceptance testing for the ESA. This device is used in the ESA power supply (Board A2). The latest revision for the ESA shielding requirements specifies that shielding is required for the four 2N3501 devices used in the power supply. Based on the deratings from the H.A. testing, this shielding is no longer needed for these devices. The shielding analysis results indicate the dose at Q2A and Q3A is 301 and 314 krad(Si); and the dose at Q2B and Q3B is 184 and 197 krad(Si). The worst case analysis results indicate the required hfe for the 2N3501 circuit application is 17.70. The deratings from the H.A. tests at 500 krad(Si) along with the associated deratings for temperature and aging indicate that end of life gain for the 2N3501 at $I_c=43\text{mA}$ is 23.8. This is sufficient for the application. It should be noted that the deratings provided in Table I are based on 99/90 statistics. The k value which is based on the sample size for 5 parts and 99/90 statistics is 4.67. Therefore, since the dose at the device is less than the 500 krad(Si) derating which is based on 99/90 statistics, no additional shielding is required. There is no need to have a radiation design margin of 2X when H. A. testing has been performed on the device and 99/90 statistics indicate the device is acceptable at the 1X or greater test level. Therefore, shielding for these devices is not required.

Table I

2N3501 Radiation Deratings

<u>Device</u>	<u>Parameter</u>	<u>Derating</u>	<u>Rad Test Level</u>
2N3501	$I_{cbo} @ V_{cb}=75V$	$\Delta I_{cbo}=.153\mu A$	200 K
		$\Delta I_{cbo}=1.284\mu A$	500 K
	$\Delta I/hfe @ I_c=1\text{mA}; V_{ce}=5V$	$\Delta I/hfe=.048$	200 K
		$\Delta I/hfe=.070$	500 K
	$\Delta I/hfe @ I_c=10\text{mA}; V_{ce}=1V$	$\Delta I/hfe=.019$	200 K
		$\Delta I/hfe=.029$	500 K
	$\Delta I/hfe @ I_c=43\text{mA}; V_{ce}=1V$	$\Delta I/hfe=.019$	200 K
		$\Delta I/hfe=.023$	500 K

4/3/91

Table II**Revised Radiation Deratings**

2N4393	50 k	200k	500k	1000k
$\Delta I_d(\text{off}) @ V_{ds}=8V; V_{gs}=-5V$	1171.1 μA	5713.9 μA	10,593.9 μA	14,458.9 μA
$\Delta V_{gs}(\text{off}) @ V_{ds}=-17V; I_d=1\mu A$	-.228V	-.228V	-.090V	-.228V
$\Delta V_{gs}(\text{off}) @ V_{ds}=-2.5V; I_d=1\mu A$	-.146V	-.146V	-.139V	-.136V
$\Delta V_{gs}(\text{off}) @ V_{ds}=8V; I_d=1\mu A$	-.155V	-.155V	-.643V	-.563V
$\Delta V_{gs}(\text{off}) @ V_{ds}=17V; I_d=1\mu A$	-.155V	-.155V	-.183V	-.183V
K=4.67				

LM111H	20k	60k	100k	150k	200k
$\Delta V_{os} @ V_{cc}=+/-13V; R_s=50\Omega$.485 mV	1.36 mV	2.12 mV	2.96 mV	10.47 mV
$\Delta I_{os} @ V_{cc}=+/-13V; R_s=50\Omega$	1.08nA	38.42nA	281.5nA	396.2nA	1018.9nA
$\Delta I_{b+} @ V_{cc}=+/-13V; R_s=50\Omega$	-116.27nA	-109.41nA	854.08nA	1501.07nA	7403.5nA
$\Delta I_{b-} @ V_{cc}=+/-13V; R_s=50\Omega$	-55.93nA	-41.45nA	703.33nA	1189.75nA	6550.9nA
k=4.67					

2N3965	100k	200k	500k
$\Delta 1/h_{fe} @ I_c=35\mu A; V_{ce}=-1V$.004	.005	.011
$\Delta 1/h_{fe} @ I_c=35\mu A; V_{ce}=-4V$.003	.005	.011
$\Delta 1/h_{fe} @ I_c=100\mu A; V_{ce}=-4V$.001	.004	.009
$\Delta 1/h_{fe} @ I_c=200\mu A; V_{ce}=-1V$.001	.003	.005
$\Delta 1/h_{fe} @ I_c=2.5mA; V_{ce}=-4V$.001	.001	.003
k=4.67			

G118AL	20k	60k	100k	200k	300k
$\Delta R_{ds(on)} @ V_d=-10V; V_{dg}=-10V$	65.8 Ω	226.8 Ω	489.5 Ω	1706.9 Ω	2846.1 Ω
$\Delta I_s(\text{off}) @ V_{sd}=-20V; V_{gd}=0V$	-49.1pA	-89.5pA	-134.5pA	-201.1pA	-279.9pA
$\Delta I_d(\text{off}) @ V_{ds}=-20V; V_{gs}=0V$	-255.8pA	-651.6pA	-1052.9pA	-1668.9pA	-2332.4pA
$\Delta I_{gss} @ V_{gd}=-20V$	-21.4pA	-49pA	-72.6pA	-137.7pA	-205.1pA
$\Delta V_{gs(th)} \#4 @ I_d=-10\mu A; V_{ds}=-4V$	-1.91V	-4.07V	-5.23V	-7.34V	-8.88V
k=3.44					

2N3972	100k	500k	1000k	2000k
$\Delta I_d(\text{off}) @ V_{ds}=5V; V_{gs}=-8V$	742.4pA	568.7pA	3112.8pA	7450.9pA
$\Delta I_d(\text{off}) @ V_{ds}=10V; V_{gs}=-13V$	2152.2pA	1134.1pA	4185pA	8588.1pA
$\Delta I_d(\text{off}) @ V_{ds}=3V; V_{gs}=-8V$	1143.9pA	1023.9pA	3704.1pA	5070.2pA
$\Delta I_g @ V_{dg}=14V; V_{gs}=-3V$	272.8pA	1733.3pA	5807.7pA	9739.6pA
$\Delta I_{gss} @ V_{gs}=-20V; V_{ds}=0V$	323.7pA	2606.1pA	9699.4pA	16053pA
$\Delta V_{gs}(\text{off}) @ V_{ds}=-10V; I_d=1\mu A$	-.290V	-.297V	-.290V	-.290V
$\Delta V_{gs}(\text{off}) @ V_{ds}=3V; I_d=1\mu A$	-.23V	-.23V	-.23V	-.23V
$\Delta V_{gs}(\text{off}) @ V_{ds}=10V; I_d=1\mu A$	-----	-.317V	-.290V	-.193V
$\Delta G_{fs} @ I_{ds}=4mA; V_{ds}=13V$.083mMho	.192mMho	.217mMho	.213mMho
k=4.67				

2N4239

$\Delta 1/hfe @ I_c=1mA; V_{ce}=2V$
 $\Delta 1/hfe @ I_c=20mA; V_{ce}=3.5V$
 $k=4.67$

50K

.005
 .004
 .004

100k

.013
 .005
 .004

300k

.02^(e.g.m)
 .007

500K

.039
 .008

2N4236

$\Delta 1/hfe @ I_c=2mA; V_{ce}=2V$
 $\Delta 1/hfe @ I_c=20mA; V_{ce}=3.5V$
 $k=4.67$

15ma $V_{CE}=3.5V$

20ma $V_{CE} 1V$

15ma $V_{CE} 1V$

20k

cal
 .009
 .010
 .008
~~.008~~

50k

cal
 .011
 .012
 .009
 .009

100k

cal
 .015
 .017
 .010
~~.011~~

300K

cal
 .027
 .028
 .018
~~.019~~

.015
 .019

2N4239

2N4393

LM111H

G118AL



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCOMM: 8*747-3974
VERIFICATION NO: (215) 354-1581

TO: Fred Zglenki

COMPANY: Barnes Engineering

TELEPHONE NO: _____

FAX NO: (203) 926-1030

FROM: James Coleman

DATE: ~~3~~ 4/1/91

COMPANY: GE

TELEPHONE NO: (215) 354-4874

NUMBER OF PAGES (INCLUDING LEAD PAGE): 3

MESSAGE: Radiation Deratings for the

2N2432A, LM108AH, and LM108A.

Please call if there any questions.

MEMORANDUM

To: Fred Zalenski**Date:** April 1, 1991**From:** James Coleman**Subject:** Radiation Deratings For 2N2432A and LM108AH and LM108A
Devices Used In The ESA Design

Provided in the Table I below are the radiation deratings for the 2N2432A, LM108AH and LM108A devices. The deratings for the 2N2432A devices were calculated after the devices had received 600 krads(Si) total dose and been under high temperature anneal for 24 hours. The reason for subjecting these devices to high temperature anneal was due to a severe problem in collector emitter (I_{CEO}) leakage current at the lower total dose levels. The leakage current had to be annealed out in order to determine what the actual gain degradation was. $\Delta I/hfe$ and ΔI_{CEO} are provided the 2N2432A. The transistor application should be revisited to determine if the increase in leakage current can be tolerated.

The deratings for the Linear Technology LM108A at 100 krads that were provided to Barnes on 3/25/91 were reviewed by myself and John Andrews. These deratings seem to be correct and are consistent across the radiation levels tested. I believe the discrepancy between this data and previous data provided to Barnes is due to the devices having come from different vendors. I think we should go with the data that we have thus far and shield the devices down to the appropriate levels.

Table I

<u>Device</u>	<u>Parameter</u>	<u>Derating</u>	<u>Test Level</u>
2N2432A	$\Delta I/hfe@Ic=140\mu A$ and $Vce=1V$.033	600 krads
	$\Delta I/hfe@Ic=1.4mA$ and $Vce=1V$	<u>.017</u>	600 krads
	$\Delta I/hfe@Ic=14mA$ and $Vce=1V$.011	600 krads
	$\Delta I_{ceo}@Vce=1V$	13uA	600 krads
LM108AH	$\Delta Vos@Vcc=\pm 15V$ and $Rs=50\Omega$	-.1mV	50 krads
	$\Delta Ib+@Vcc=\pm 15V$	2.8nA	50 krads
	$\Delta Ib-@Vcc=\pm 15V$	7.2nA	50 krads
	$\Delta Ios@Vcc=\pm 15V$	-4.7nA	50 krads
LM108A	$\Delta Vos@Vcc=\pm 15V$ and $Rs=50\Omega$	1.6mV	50 krads
	$\Delta Ib+@Vcc=\pm 15V$	-15nA	50 krads
	$\Delta Ib-@Vcc=\pm 15V$	-15nA	50 krads
	$\Delta Ios@Vcc=\pm 15V$	1.9nA	50 krads
	$\Delta Aol@Vcc=\pm 15V$	4 dB	50 krads



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCOMM: 8*747-3974
VERIFICATION NO: (215) 354-1581

TO: Fred Zalenski

COMPANY: Barnes Engineering

TELEPHONE NO: _____

FAX NO: (203) 926-1030

FROM: James Coleman

DATE: 3/25/91

COMPANY: GE

TELEPHONE NO: (215) 354-4874

NUMBER OF PAGES (INCLUDING LEAD PAGE): 4

MESSAGE: Radiation Deratings for the 2N2484,
2N3965, LM108A, and 2N3501. Data for
the 2N2432A will be provided tomorrow

2N3965 - LM108A - 2N2484 - 2N3501

MEMORANDUM

From: James Coleman

Date: March 25, 1991

To: Fred Zalenski

2N3965 - LM108A - 2N2484 - 2N3501

Subject: ESA Device Radiation Deratings

Provided in Table I below are radiation deratings at various test levels for the 2N3965, 2N2484, LM108A, and the 2N3501. Data for the 2N2432A will be provided tomorrow.

Table I

<u>Device</u>	<u>Parameter</u>	<u>Derating</u>	<u>Test Level(krads(Si))</u>
2N3965	Icbo @Vcb=50V	13 nA	500
	$\Delta I/hfe$ @Ic=.035mA;Vce=1V	.012	500
	$\Delta I/hfe$ @Ic=.035mA;Vce=4V	.012	500
	$\Delta I/hfe$ @Ic=.035mA;Vce=7V	.011	500
	$\Delta I/hfe$ @Ic=.2mA;Vce=1V	.007	500
	$\Delta I/hfe$ @Ic=.2mA;Vce=4V	.006	500
	$\Delta I/hfe$ @Ic=.2mA;Vce=7V	.006	500
	$\Delta I/hfe$ @Ic=1.2mA;Vce=1V	.005	500
	$\Delta I/hfe$ @Ic=1.2mA;Vce=4V	.004	500
	$\Delta I/hfe$ @Ic=1.2mA;Vce=7V	.004	500
	$\Delta I/hfe$ @Ic=2.5mA;Vce=1,4,7V	.0035 .035mA	500
	$\Delta I/hfe$ @Ic=10mA;Vce=4V	.0035 .035mA	500
	$\Delta I/hfe$ @Ic=.035mA;Vce=1,4,7V	.006	200
	$\Delta I/hfe$ @Ic=.2mA;Vce=1,4,7V	.003	200
	$\Delta I/hfe$ @Ic=1.2mA;Vce=1,7V	.003	200
	$\Delta I/hfe$ @Ic=2.5mA;Vce=1,7V	.0025	200
	$\Delta I/hfe$ @Ic=.035mA;Vce=1V	.003	100
	$\Delta I/hfe$ @Ic=.2mA;Vce=1V	.002	100

DATA
1/14/91

P.3/4

	$\Delta 1/hfe @ Ic=1.2mA; Vce=1V$.002	100
	$\Delta 1/hfe @ Ic=2.5mA; Vce=1V$.0015	100
LM108A LINEAR TECH	$\Delta Vos @ R=50 \Omega, V=\pm 15V$	3.2mV - 0.3mV	100
	ΔIos	3.7nA - 18nA	100
	$\Delta Ib+$	30nA 8.9nA	100
	$\Delta Ib-$	28nA 15nA	100
	ΔAol	-10dB	100
2N2484	$Icbo @ Vcb=45V$.1nA	50
	$Icbo$.2nA	200
	$Icbo$.4nA	500
	$\Delta 1/hfe @ Ic=.02mA; Vce=1.5V$.002	50
	$\Delta 1/hfe @ Ic=.2mA; Vce=1.5V$.0015	50
	$\Delta 1/hfe @ Ic=1mA; Vce=1.5, 10V$.001	50
	$\Delta 1/hfe @ Ic=.02mA; Vce=1.5V$.007	200
	$\Delta 1/hfe @ Ic=.2mA; Vce=1.5V$.003	200
	$\Delta 1/hfe @ Ic=1mA; Vce=1.5V$.003	200
	$\Delta 1/hfe @ Ic=10mA; Vce=10V$.002	200
	$\Delta 1/hfe @ Ic=.02mA; Vce=1.5V$.013	500
	$\Delta 1/hfe @ Ic=.2mA; Vce=1.5V$.005	500
	$\Delta 1/hfe @ Ic=1mA; Vce=1.5V$.005	500
	$\Delta 1/hfe @ Ic=.02mA; Vce=1.5V$.017	750
	$\Delta 1/hfe @ Ic=.2mA; Vce=1.5V$.007	750
	$\Delta 1/hfe @ Ic=1mA; Vce=1.5V$.006	750
2N3501	$\Delta 1/hfe @ Ic=43mA; Vce=5V$.03	50
	$\Delta 1/hfe @ Ic=43mA; Vce=1V$.04	50
	$\Delta 1/hfe @ Ic=43mA; Vce=1V$.055	200

4/1/91

LINEAR APPROX
BASED ON
TELCOM WITH
JANE COLEMAN

$$\Delta \frac{1}{hFE} = \frac{(.007 - .003) \times 1500 + .002}{(750 - 200)}$$

$$\Delta \frac{1}{hFE} = .016$$

$$\Delta \frac{1}{hFE} = \frac{(.007 - .003) \times 1500 + .002}{(750 - 200)}$$

$$\Delta \frac{1}{hFE} = .017$$

$$\Delta \frac{1}{hFE} = \frac{(.017 - .007) \times 500 + .002}{(750 - 200)}$$

$$\Delta \frac{1}{hFE} = .022$$

$$\Delta \frac{1}{hFE} = \frac{(.017 - .013) \times 500 + .013}{(750 - 500)}$$

$$\Delta \frac{1}{hFE} = .021$$

$\Delta 1/h_{fe}$ @ $I_c=43\text{mA}$; $V_{ce}=5\text{V}$.042	200
$\Delta 1/h_{fe}$ @ $I_c=43\text{mA}$; $V_{ce}=5\text{V}$.065	500
$\Delta 1/h_{fe}$ @ $I_c=43\text{mA}$; $V_{ce}=1\text{V}$	<u>.084</u>	500



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCOMM: 8*747-3974
VERIFICATION NO: (215) 354-1581

TO: Fred ZalenskiCOMPANY: Barnes

TELEPHONE NO: _____

FAX NO: (203) 926-1030
*****FROM: James ColemanDATE: 3/22/91COMPANY: GETELEPHONE NO: (215) 354-4874
*****NUMBER OF PAGES (INCLUDING LEAD PAGE): 2MESSAGE: 2N2484 and G118AL Deratings.

DISP 503 PARTS LIBRARY INPUT FORM

(Barks)

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl Krad(SI)	Data Source	Tested Mfg.
2N2484	(7.5)	ΔV_{BE}	0.017	0.02mA, 1V		500	EXTRAPM9026	RAY
			0.017	\downarrow , 5V				
			0.007	0.2mA, 1V				
			0.007	\downarrow , 5V				
			0.006	1mA, 1V				
			0.006	\downarrow , 5V				
G118AL	2.0	$\Delta V_{GS}(TH)$	-8V	$V_{DS}=V_{GS}=0$	Norm. off	200	M9026	SIL
			-5.5V			100K		
		$\Delta I_{S(Off)}$	-3 μA /43 μA	$V_D=V_S=V_B=0$	#4			
		$\Delta I_{D(Off)}$	+3 μA / -2.5 μA	$V_G S = -13V$				
				$V_D=V_S=V_B=0$				
		ΔI_{GSS}	-170pA	$V_{GS}=-13V$	#1			
			-130pA	$V_{GB}=-20V$	#4			
		$R_{BS(on)}$	4.2k Ω HMS	$V_{DB}=-10V, V_{GD}=-10V$	#4			
			-2.7V			60K		

322,91-

Analyst JLA



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCOMM: 8*747-3974
VERIFICATION NO: (215) 354-1581

TO: Fred ZaleskiCOMPANY: BARNES

TELEPHONE NO: _____

FAX NO: (203) 926-1030
*****FROM: James ColemanDATE: 3/22/91COMPANY: GETELEPHONE NO: (215) 354-4874
*****NUMBER OF PAGES (INCLUDING LEAD PAGE): 5

MESSAGE: Radiation Deratings for 2N3972, LM101A,
and 2N4239. Will send deratings for
G118A and 2N2484 within the next hour.
Call if there are any more questions.

DMSP 503 PARTS LIBRARY INPUT FORM

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl Number(Sil)	Data Source	Tested Mfg.
2N3972	1	$\Delta V_{GS}(off)$	-0.2V	$V_{DS}=10V, I_D=1\mu A$		100	M9020	SIL
	5		-0.2V			500		
	10		-0.35V			1000		
	20		-0.35V			2000		
	1		-0.2V	$V_{DS}=3V$				
	5		-0.2V					
	10		-0.3V					
	20		-0.3V					
	1		-0.2V	$V_{DS}=10V$				
	5		-0.2V					
	10		-0.3V					
	20		-0.3V					
	1	$\Delta I_D(off)$	2.4nA	$V_{DS}=10V, V_{GS}=13V$				
	5		2.4nA					
	10		4.5nA					
	20		9.5nA					
	0.2		0.5nA		INTERP.			
	1	$\Delta I_D(off)$	0.6nA	$V_{DS}=5V, V_{DG}=13V$				
	5		0.8nA					
	10		3.5nA					
	20		8.5nA					

- more -

3,4,191

Analyst JLA

2N3972 - UM9101A - 2N4239

DMSP 5D3 PARTS LIBRARY INPUT FORM

REV 22 '91 4:16 RTH

P.3/5

Generic Part Number	Rad Lev	Parameter	Derating	Test Conditions	REMARKS	Test Lev Krads(SI)	Data Source	Tested Mfg.
2N3977 (cont.)	1	$\Delta I_D(0FF)$	1.0 nA	$V_{DS}=3V, V_{GS}=-8V$				
	5		1.2 nA				$(50K) = -\frac{(420(96-1000))}{(100-100)}$	
	10		4.2 nA					
	20		5.0 nA				$\Delta I_D(0FF) (50K) = -178 + 1000 = 822 \mu A$	
	1	ΔI_G	0.3 nA	$V_{DS}=14V, V_{GS}=-3V$				
	5		1.9 nA					
	10		6.6 nA				$\Delta I_G(50K) = -\frac{(150-30)(50)}{(500-700)} + 3nA$	
	20		11 nA				$\Delta I_G(0K) = -\frac{(1.6n)(50)}{400} + 3nA = 1nA$	
	1	ΔI_{GSS}	0.4 nA	$V_{GS}=-20V, V_{DS}=0$				
	5		3.0 nA					
	10		11 nA					
	20		18 nA					
	1	Δg_{fs}	$\pm 0.1 m\mu mho$	$I_{DS}=0.4 mA, V_{DS}=13V$				
	5		-0.6					
	10		-0.6					
	20		-0.6					
	1	Δg_{fs}	-0.19 mμmho	$I_{DS}=2mA, V_{DS}=6V$				
	5		-1.2					
	10		-1.6					
	20		-1.6					

3, 1, 91

Analyst

DMSP 5D3 PARTS LIBRARY INPUT FORM

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl Krad(SD)	Date Source	Total Mfg.
LM101A	0.2	ΔV_{OS}	$+0.02 \text{ mV}$	$\pm 1-15 \text{ V}, 2 \text{ k}\Omega$	Basics	20	M9038	LIANTECH
		ΔI_{OS}	1.8 nA					
		ΔI_{IB}	-17 nA					
		R_{OL}	1115 V/mV	$121 \text{ dB} (120.95)$				
	0.6	ΔV_{OS}	$\pm 0.026 \text{ mV}$					
		ΔI_{OS}	2.17 nA			60		
		ΔI_{IB}	-70 nA					
		R_{OL}	855 V/mV					
	1.0	ΔV_{OS}	-0.2 mV					
		ΔI_{OS}	6.1 nA			100		
		ΔI_{IB}	-130 nA					
		R_{OL}	783 V/mV					
	2.0	ΔV_{OS}	-0.6 mV					
		ΔI_{OS}	12.5 nA			200		
		ΔI_{IB}	-270 nA					
		R_{OL}	612 V/mV					
	4.0	ΔV_{OS}	-1.2 mV					
		ΔI_{OS}	18 nA			400		
		ΔI_{IB}	-510 nA					
		R_{OL}	186 V/mV	$105 \text{ dB} (105.25)$				

 $\Delta = 16 \text{ dB} (15.5 \text{ dB})$

3/17/91

Analyst JLA

DMSF 503 PARTS LIBRARY INPUT FORM

12

[illegible]

Data avail for lower
rad levels also,

3,5191

Analysis JLA

CARROLL



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCODE: 8747-3974
VERIFICATION NO: (215) 354-1581

TO: Fred Zaleski

COMPANY: Barnes

TELEPHONE NO:

FAX NO: 203 926 1030

FROM: John Andrews

DATE: 3-18-91

COMPANY: GE

TELEPHONE NO: 215 354 3840

NUMBER OF PAGES (INCLUDING LEAD PAGE): 2

MESSAGE: These 2N4236 derivations
super side memo by J. Coleman
dated 2-28-91. We will be
out on 3/19 if any problems.

DMSF 503 PARTS LIBRARY INPUT FORM

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl kVrms(Si)	Data Source	Tested By
2N3811	7.5	Δ' / h_{FE}	0.14	1 μA $V_{CE} = 1V$			EXTRAP.	MOTA
			0.033	10 μA			N	
			0.013	100 μA				
			0.011	500 μA				
			0.009	1 mA				
			0.007	10 mA				
			Δ' / h_{FE}	line				
2N3965	5	Δ' / h_{FE}	0.012	0.1 mA, 0.5V	REV.	500	JPL 85-13	MOTA (3964)
			0.007	1 mA, 0.5V				
			0.0045	1 mA, 30V				
			0.007	20 mA, 30V			JPL	
			0.007	0.1 mA, 10V			EXTRAP.	MOTA
			0.012	10 mA, 10V			N	
			0.024	1 mA, 10V				
			0.007	0.5 mA, 10V				
2N5042	7.5	Δ' / h_{FE}	0.032	50 mA, 1V			JPL EXTRAP.	FAS (2605)
			0.10	6 mA, 1V				
			-32 nA	$V_{CB} = 30V$				

$\Delta' \frac{1}{h_{FE}} @ 0.25mA \rightarrow 0.012 - \frac{0.007}{1 - 0.1mA} = \frac{0.005}{0.9mA}$
 $\therefore \Delta' \frac{1}{h_{FE}} @ 0.25mA = 0.007 + \frac{0.005 \times 0.25mA}{0.9mA} = 0.011$

Analyst

2N240

DMSP 5D3 PARTS LIBRARY INPUT FORM

(Barnes)

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl (Grade)(SI)	Data Source	Tested By
2N2404	0.5	I_{CBO}	0.1mA	4.5V		50	M9027	RAY
	2		0.2mA			200		
	5		0.4mA			500		
	0.5	ΔV_{hFE}	0.002	0.02mA, 1V				
			0.002	↓ 5V				
			0.0015	0.2mA, 1V				
			0.0015	↓ 5V				
			0.001	1mA, 1V				
			0.001	↓ 5V				
	2.0		0.001	10mA, 10V				
			0.0017	0.02mA, 1V				
			0.007	↓ 5V				
			0.003	0.2mA, 1V				
			0.003	↓ 5V				
			0.003	1mA, 1V				
			0.003	↓ 5V				
			0.002	10mA, 10V				
	5.0		0.013	0.02mA, 1V				
			0.013	↓ 5V				
			0.005	0.2mA, 1V				
			0.005	↓ 5V				
			0.005	1mA, 1V				
			0.005	↓ 5V				

Analyst

To: Fred Zalenski

Date: March 4, 1991

From: James Coleman

Subject: Radiation Deratings For 2N4393 Transistor Used In ESA

Provided in the Table I below are the radiation deratings for the 2N4393 n-channel JFET. The 2N4393 is one of the part types provided by Barnes for radiation hardness assurance testing. If there are any questions regarding the deratings provided, please don't hesitate to call.

Table I

<u>Device</u>	<u>Parameter</u>	<u>Derating</u>	<u>Test Level</u>
2N4393	$\Delta I_d(\text{off}) @ V_{ds}=8V$ and $V_{gs}=-5V$	1.35 nA	50 krads
		6.5 nA	200 krads
		12 nA	500 krads
	$\Delta V_{gs}(\text{off}) @ V_{ds}=17V$ and $I_d=1\mu A$	-.26 V	500 krads
		-.26 V	2000 krads
	$\Delta V_{gs}(\text{off}) @ V_{ds}=-2.5V,$ 8V, 17V and $I_d=1\mu A$	-.2 V	2000 krads

MEMORANDUM

P.2/2

To: Fred Zalenski

Date: Feb. 28, 1991

From: James Coleman

Subject: Radiation Deratings For 2N4236 Transistor Used In ESA

Provided in the Table I below are the $\Delta 1/hfe$ radiation deratings for the 2N4236 transistor. The 2N4236 is one of the part types for which Barnes provided samples for radiation hardness assurance testing. If there are any questions regarding the deratings provided, please don't hesitate to call.

Table I

Device	Parameter	SFE MEMO Derating DATED 3/15/91	Test Level
2N4236	$\Delta 1/hfe @ I_c = 2mA$ and $V_{ce} = 2V$.008 .009	20 krad
		.010 .011	50 krad
		.013 .015	100 krad
		.023 .027	300 krad
	$\Delta 1/hfe @ I_c = 20mA$ and $V_{ce} = 3.5V$.003 .006 $\frac{1K}{.006}$	20 krad
		.004 .009 .009	50 krad
		.005 .012 .012	100 krad
		.009 .022 .023	300 krad

 $\Delta \frac{1}{hfe} @ 14mA$

$$\frac{.023 - .009}{20 - 2} = \frac{.014}{18} = .00078 / mA$$

$$\therefore \frac{1}{hfe} @ 14mA = .009 + (.00078)(6) = .014$$

C-2

 $\Delta \frac{1}{hfe} @ 14mA$

$$\frac{.027 - .023}{15 - 2} = \frac{.004}{13}$$

$$\therefore \frac{1}{hfe} @ 14mA = .023 + \frac{.004}{13}(4) = .024$$

MEMORANDUM

To: Fred Zalenski

Date: Feb. 27, 1991

From: James Coleman

Subject: Radiation Deratings For Devices Used In ESA Design

Provided in the Table I below are the $\Delta I/hfe$ radiation deratings for the 2N4239 transistor. The 2N4239 is one of the part types for which Barnes provided samples for radiation hardness assurance testing. Additional deratings are also provided per your request for the 1N645, 1N5617, and 1N3595 diodes. Deratings on the diodes were requested during our phone conversation last week. If there are any questions regarding the deratings provided, please don't hesitate to call.

Table I

<u>Device</u>	<u>Parameter</u>	<u>Derating</u>	<u>Test Level</u>
2N4239	$\Delta I/hfe @ I_c = 1mA$.014 \rightarrow ^{@ .9mA} .0148	100 krads
	$\Delta I/hfe @ I_c = 5mA$.007	100 krads
	$\Delta I/hfe @ I_c = 20mA$.005	100 krads
	$\Delta I/hfe @ I_c = 50mA$.004	100 krads
1N645	$I_r @ V_r = 1V$	300 nA	500 krads
1N5617	$\Delta V_f @ I_f = 10mA$	0.4 mV	750 krads
1N3595	$I_r @ V_r = 10V$	3 nA	750 krads



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCOMM: 8*747-3974
VERIFICATION NO: (215) 354-1581

TO: FRED ZALENSKI

COMPANY: BARNES

TELEPHONE NO: X311

FAX NO: 203 926 0049

FROM: JOHN ANDREWS

DATE: 2-14-91

COMPANY: GE

TELEPHONE NO: 215 354 3840

NUMBER OF PAGES (INCLUDING LEAD PAGE): 3

MESSAGE: MORE FOR NUS. PER YOUR

FAX OF 2/7/91

DMSP 503 PARTS LIBRARY INPUT FORM

Barnes pg. 1A

Generic Part Number	Rad Lvl	Parameter	Deviating	Test Conditions	REMARKS	Test Lvl Krader(SI)	Data Source	Total Mfg.
2N2907A	0.5	$\Delta I/\beta$	0.015	$I_C = 1mA, V_{CE} = 10V$		100	F1099A	META
2N4236		$\Delta V/\beta$	0.01	$I_C = 10mA, V_{CE} = 10V$				
2N4239		TEST NEEDED		NO PRIOR DATA				
2N4393	2	$\Delta V_{GS}(OFF)$	-0.04 V	$V_{DS} = 15V, I_D = 1mA$		200	H9087	SIL
	1		-0.02 V			100		
	0.5		-0.01 V			50		
	2	$\Delta I_D(OFF)$	5 mA	$V_{DS} = 10V, V_{GS} = -5V$		200	JPLVI	SIL
	1		3 mA			100		
	0.5		2 mA					
	1	ΔI_{D60}	4 mA	$V_{DG} = 13V$			EVALJA	
	0.5		2 mA					
2N3972	0.2	$\Delta I_D(OFF)$	1 mA	$V_{DS} = 5V$			EVALJA	
	0.2	ΔI_{D60}	1 mA	$V_{DG} = 12V$				
LM108HRH	5	ROL	110V/mV	$V_S = \pm 13V$	REV. $R_L = 10K\Omega$	500	K9158	VSC
	1	ROL	770V/mV			100		
	5	ΔV_{OS}	0.5mV	$R_S = 50\Omega$	REV.			
	1	ΔV_{OS}	0.2mV					
	5	ΔI_{OS}	4 mA					
	1	ΔI_{OS}	3 mA		REV.			
	5	ΔI_B	-13mA	$R_S = 50\Omega$				
	1	ΔI_B	-4mA		REV.			

Analyst J.L. Andrews

2/10/91

Bones pg 13

[illegible]

Andy, J. Andrews

2, 14, 16



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION
VALLEY FORGE SPACE CENTER
SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016
KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974
DIALCOMM: 8*747-3974
VERIFICATION NO: (215) 354-1581

TO: Carroll Klech
COMPANY: FDO Corp.
TELEPHONE NO: 203-926-1777
FAX NO: 203-926-1030

FROM: James Coleman
DATE: _____
COMPANY: _____
TELEPHONE NO: _____

NUMBER OF PAGES (INCLUDING LEAD PAGE): 6

MESSAGE: CARROLL,

This is most of the data that you
requested to complete the Worst Case
Analysis. Additional data will be provided
to you on Monday.

James Coleman

Test Candidates (for Barnes)

1. 2N 3970 100, 300, 700, 1200, 1800
KRadS

2N 4236 }
2N 4239 } 50, 100, 500, 1000, 1500

2N 3965 25, 50, 100

J. Andrews
1-24-94

DMSP 5D3 PARTS LIBRARY INPUT FORM

(BARNES REQUIRED DATA PP1-3)

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl Krate(SI)	Data Source	Tested Mfg.
2N4868 F	100	ΔI_{GS}	0.3 mA	$V_{DG} = 5V$		100	JPL-VI	SIL
	1	Δg_{fs}	0	$I_D = 103mA$ $V_{DS} = 5V$				
	6	ΔI_{GS}	35 mA					
	6	Δg_{fs}	0					
2N2484	1	$\Delta I/hFE$	0.042	$V_{CE} = 3V$ $I_C = 1mA$		100	JPL-VI	MOTA
2N3972	3	ΔI_{DG0}	7.5 nA	$V_{DG} = 10V$		200	JPL-VI	SIL
	7	ΔI_{DG0}	12 nA	$V_{DG} = 10V$		700		
2N3965		See below			TEST			
2N2905A	0.5	$\Delta I/hFE$	0.005	$I_C = 1mA, V_{CE} = 5V$		250	F0101	MOTA
LM101A	0.5	ΔROL	$\pm 10dB$	$V = \pm 15V, 5mA$		50	JPL-VII	NSC
LM108HRH	0.5	ΔI_B	-2.5 mA	$V_S = \pm 15V$		100	K9158	NSC
		See below	for continuity					
2N3970		TEST REQUIRED		WOULD ALSO	GET			
		DATA FOR	2N3972 IN	SAME FAMILY	SEE			

BELOW FOR DERATINGS BASED ON SIMILAR 2N4391.

1/24/91

Analyst J. Andrews

DMSP 503 PARTS LIBRARY INPUT FORM

(BARNES REQUIRED DATA PP 4-5)

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl Krads(SI)	Data Source	Tested Mfg.
1N5617	18	ΔVBR	-10V	$I = 50 \mu A$			LM-M/S	
	5	ΔVBR	2V	$I = 50 \mu A$			-WGJA	
2N3499	0.5	$\Delta I/hFE$	0.012	$I_C = 40 mA$	SIM. TO 2N3501	≥ 80	JPL-VI	MOTA
	18	$\Delta I/hFE$	0.09	$I_C = 40 mA$				
2N4236		TEST RECOMMENDED		NEED 6 SAMPLES				
2N4239		TEST RECOMMENDED		NEED 6 SAMPLES				
1N5287	7	ΔIP	$\pm 5 \mu A$	$V_S = 15V$		5	F1185A	MOTA
	20	ΔIP	$\pm 20 \mu A$	$V_S = 15V$				
	7	ΔIP	$\pm 10 \mu A$	$V_S = 25V$				
	20	ΔIP	$\pm 40 \mu A$	$V_S = 25V$				
1N5617	20	ΔVBR	-12V	$I = 50 \mu A$			LM-M/S	
1N5297	20	ΔIP	$\pm 12 \mu A$	$V_S = 5V$		5	F1185A	MOTA
	20	ΔIP	$\pm 26 \mu A$	$V_S = 12V$				
1N4104	20	ΔVF	500N	$I_F = 0.2 mA$				

1/24/91

Analyst J. Andrews

DMSP 503 PARTS LIBRARY INPUT FORM

(BARNES REQUIRED DATA PP5-6)

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl Krad(SI)	Data Source	Tested Mfg.
1N3154	20	ΔV_Z	-1V	$I_F = 0.5mA$			JA-WG	
			TEST RECOMMENDED					
1N4148	10	ΔV_F	0.6mV	$I_F = 0.1mA$		500	EVAL JA	
1N5312	10	ΔI_P	$\pm 13 \mu A$	$V_S = 10V$		500	F1185A	MOTA
1N5291	7	ΔI_P	$\pm 3 \mu A$	$V_S = 7V$		500	F1185A	MOTA
1N4148	10	ΔI_R	200nA	$V_R = 10V$		500	LM EVAL	UNI
	10	ΔV_F	6mV	$I_F = 1.2mA$				
	10	ΔV_F	0.5mV	$I_F = 0.1mA$				
2N2222A	2	Δh_{FE}	0.026	$I_C = 1mA, V_{CE} = 1V$			F1032R	
	10		0.075					
	20		0.104					
2N4393	5	$\Delta I_D(0FF)$	9nA	$V_{DS} = 10V, V_{GS} = -5V$		500	JPLVI	SIL
	20	$\Delta I_D(0FF)$	26nA	$V_{DS} = 10V, V_{GS} = -5V$		2000		
	5	ΔV_{GS}	0.1V	$V_{DS} = 10V$		500		
	20	ΔV_{GS}	0.3V	$V_{DS} = 10V$		2000		

Analyst J. Andrews

1 24/91

DMSP 5D3 PARTS LIBRARY INPUT FORM

BARNES REQUIRED DATA

PP 3, 7, 12

Generic Part Number	Rad Lvl	Parameter	Derating	Test Conditions	REMARKS	Test Lvl	Data Source	Tested Mfg.
2N3970	1	$\Delta V_{GS}(OFF)$	+20mV	$V_{DS}=10V$		100	JPLKLT	SIC
	6.5	ΔV_{GS}	+0.12V	$V_{DS}=10V$		650		
	18	ΔV_{GS}	+0.3V	$V_{DS}=10V$		1000		
	1	ΔI_{GSS}	2nA	$V_{GS}=-12V$		100		
	6.5	ΔI_{GSS}	11mA	$V_{GS}=-12V$		650		
	18	ΔI_{GSS}	25nA	$V_{GS}=-12V$		1000		
2N3972		ΔV_{GS}						
	5.10	Δg_{fs}	See 2N3970 Derating					
		others	0					
			500n					
cont. in section								
LM108ARH	0.5	ΔV_{GS}	0.8mV	500nA				
	0.5	ΔI_{OS}	-1.4nA					
	0.5	ΔP_{OL}	100 V/mV	$R_L=10k\Omega$				
2N3965	.25	$\Delta 1/h_{FE}$.0025	$I_C=30\mu A$	TEST		NSREC-72	?
	.15		.006		RECOM.		CORPAGE	
	1.0		.02		MENDED		WIC CATH	
	.25	$\Delta 1/h_{FE}$.0015	$I_C=0.2mA$				
	.15		.0025					
	1		.006					
	.25	$\Delta 1/h_{FE}$.0015					
	.15		.0025					
	1		.006					

Analyst J. Andrews

GENERAL ELECTRIC

SPACE DIVISION
PHILADELPHIA

PROGRAM INFORMATION REQUEST / RELEASE

CLASS. LTR.	OPERATION	PROGRAM	SEQUENCE NO.	REV. LTR.
U	1M93	DMSP	3648	D
*USE "C" FOR CLASSIFIED AND "U" FOR UNCLASSIFIED				

FROM	TO		
John Andrews	Tom Linnen (10)		
DATE SENT	DATE INFO. REQUIRED	PROJECT AND REQ. NO.	REFERENCE DIR. NO.
JAN. 11, 1991			

SUBJECT
DMSP 5D3/NSUS RADIATION DERATINGS

INFORMATION REQUESTED/RELEASED

1. SUMMARY

This PIR provides total dose radiation deratings for radiation sensitive parts on the current (Rev. L) DMSP Program Parts List of GE-ASD and its subcontractors. Accompanying text aids its use. A small team of Valley Forge and East Windsor staff has contributed to this activity.

A vertical bar in the left margin of Table 2 indicates a change from the Rev. C issue. These changes affect about 5% of the parts and include additions of alternate parts less sensitive or hardened against dose effects.

Missing deratings for about three part types will be developed in February following development testing.

DISTRIBUTION:

L. Jeffers *ACJ 1/14/91*
H. O'Donnell
J. Greenbaum
M. Robertson
J. Coleman
C. Reinhardt
K. Cornman
C. Bowman EW 412-2-111
S. Olson EW
S. Seehra EW 412-2-111
K. Hilyard EW 412-2-111
S. Baron EW 414-67
L. Krawitz EW 414-67
T. Sterner
D. Tasca
R. Fair

PIR N

107

PAGE NO.	RETENTION REQUIREMENTS	
	COPIES FOR	MASTERS FOR
OF	<input type="checkbox"/> 1 MO.	<input type="checkbox"/> 3 MOS.
	<input type="checkbox"/> 3 MOS.	<input type="checkbox"/> 6 MOS.
	<input type="checkbox"/> 6 MOS.	<input type="checkbox"/> 12 MOS.
	<input type="checkbox"/> MOS.	<input type="checkbox"/> MOS.
	<input type="checkbox"/>	<input type="checkbox"/> DO NOT DESTROY

For some parts only one vendor's parts can meet the stated derating; remarks 3 surface this limitation; this is especially true for CMOS technology.

In some instances a vendor makes parts in both soft and hard processes. The hard parts may have a substantial impact on procurement costs whereas soft parts usage may have an impact on shielding costs.

5. METHODOLOGY OF DERATING

The methodology of deratings usually employed here is as follows: An applicable data set is found (vendor, environment, etc.) and then the mean (\bar{x}) and standard deviation (σ) are located or determined for each parameter. The derating for each parameter is developed by summing the mean and ± 5.54 sigmas and then rounding up to the next round number (i.e. 1.97 is rounded to 2.0) at each test radiation level of interest. Files are maintained in Survivability Engineering to show calculations and/or generate additional deratings as appropriate.

Resultant deratings are related to device radiation capability and are not likely to be exceeded in subsequent hardness assurance testing at the cited radiation level.

TABLE 2

JMSF 503/NSUS RADIATION DERATINGS							PAGE: 1		DATE: 01-14-1991	
GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS		REMARKS		
IN645-1	SMALL SIGNAL	JANSIN645-1	5	DELTA IR	10 uA	VR = 28 V				
				DELTA VF	30 mV	IF = 0.1 A				
IN645-1	RECTIFIER	JANSIN645-1								
IN645-1	SMALL SIGNAL	JANSIN645-1								
IN647-1	GENERAL PURPOSE	JANSIN647-1	5	DELTA IR	10 uA	VR = 50 V				
				DELTA VF	30 mV	IF = 0.4 A				
IN746A-1	ZENER 3.3V	2613110-2	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN747A-1	VOLT REGULATOR	3405466-001	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN748A-1	ZENER 3.9V	2613110-3	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN751A-1	ZENER 5.1V	2613110-4	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN751A-1	VOLT REGULATOR	3405467-001		DELTA VZ	+/- 2 %	IZ = 20 mA				
IN752A-1	VOLT REG	317839-001	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN753A-1	VOLT REGULATOR	3405468-001	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN754A-1	ZENER 6.8V	JANSIN754A-1								
IN754A-1	ZENER 6.8V	596101235222	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN754A-1	SWITCHING	JANSIN754A-1								
IN756A	VOLT REG	JANSIN756A-1								
IN756A-1	ZENER 8.2V	JANSIN756A-1	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN756A-1	VOLT REG	317839-005								
IN757A-1	VOLT REGULATOR	JANSIN757A-1	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN759A-1	ZENER 12V	JANSIN759A-1								
IN759A-1	ZENER 12V	596101235225	5	DELTA VZ	+/- 2 %	IZ = 20 mA				
IN821-1	VOLTAGE REF	2613110-5	5	DELTA VZ	0.02 V	IZ = 7.5 mA				
IN821-1	ZENER	2613120-2								
IN829-1	VOLT REFERENCE	3405469-001	5	DELTA VZ	0.02 V	IZ = 7.5 mA				
IN935B	VOLTAGE REF	2613110-6	5	DELTA VZ	0.05 V	IZ = 7.5 mA				
IN943B-1	VOLT REFERENCE	34058411-001	5	DELTA VZ	-0.1 V	IZ = 7.5 mA				
IN965B-1	ZENER	49868-9716-S965B	5	DELTA VZ	+0.1 V	IZ = 8.5 mA				
IN967B-1	ZENER 18V	JANSIN967B-1								
IN967B-1	ZENER 18V	5961012359290	5	DELTA VZ	0.2 V	IZ = 7 mA				
IN967B-1	ZENER	49868-9716-S967B								
IN968B-1	ZENER 20V	JANSIN968B-1								
IN968B-1	ZENER 20V	5961012359291	5	DELTA VZ	0.2 V	IZ = 6.2 mA				
IN973B-1	ZENER 33V	JANSIN973B-1	5	DELTA VZ	0.4 V	IZ = 3.8 mA				
IN981B-1	VOLTAGE REGULATOR	JANSIN981B-1	5	DELTA VZ	-5 V	IZ = 1.8 mA				
				DELTA IR	10 nA	VR = 50 V				
				DELTA IR	200 nA	VR = 100 V				
				DELTA VF	0.1 V	IF = 0.1 A				
IN1202A	RECTIFIER	2613110-7	5							

JANTXV

DSP 503/NSUS RADIATION DERATINGS

PAGE: 2

DATE: 01-14-1991

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
IN3023B	ZENER	49868-9716-3023B	5	DELTA VZ	-0.5 V	IZ = 19 mA	
IN3154	VOLTAGE REFERENCE	49868-9716-3154	5	DELTA VZ	-0.18 V	IZ = 10 mA	
IN3337RR	ZENER, HI-SURGE	3261143-1	5	DELTA IR	20 uA	VR = 56 V	
				DELTA VZ	3 %	IZ = 170 mA	
IN3595	SWITCHING	2613110-8	5	DELTA IR	10 nA	VR = 5 V	
IN3595	RECTIFIER	JANTXVIN3595-00W					
IN4103	VOLT REG	317839-002					
IN4103	VOLT REGULATOR	34054711-001	5	DELTA VF	0.03 V	IF = 250 mA	Same family as IN4104.
IN4104	ZENER	JANTXVIN4104-00W					
IN4104	VOLT REG	317839-003	10	DELTA VF	0.02 V	IF = 1 mA	
			5	DELTA VF	0.03 V	IF = 250 uA	
IN4108	ZENER	JANTXVIN4108-00W	5	DELTA VF	0.03 V	IF = 250 mA	Same family as IN4104.
IN4111	ZENER	JANTXVIN4111-00W	5	DELTA VF	0.03 V	IF = 250 mA	
IN4148	SWITCHING	JANSIN4148-1	5	DELTA IR	40 nA	VR = 5 V	JANTXV
				DELTA VF	30 mV	IF = 10 mA	
IN4148-1	SWITCHING	5961012352206					
IN4148-1	SWITCHING	JANSIN4148-1					
IN4148-1	SWITCHING	JANSIN4148-1					
IN4150-1	SWITCHING	5961012352207	5	DELTA IR	50 nA	VR = 5 V	
				DELTA VF	0.1 V	IF = 0.2 A	
IN4153-1	SWITCHING	2613110-10	5	DELTA IR	50 nA	VR = 5 V	DIE SIMILAR TO IN4148
				DELTA VF	0.1 V	IF = 0.2 A	
IN4153-1	SILICON SWITCHING	49868-9716-4153					
IN4245	RECTIFIER	JANTXVIN4245					
IN4245	POWER RECTIFIER	97009-000-453	5	DELTA VF	0.13 V	IF = 3 A	JANTXV
				DELTA VR	5 uA	VR = 100 V	
				VF	0.027	IF = 5 mA	
IN4371A	VOLT REGULATOR	JANTXVIN4371A	5	DELTA VZ	-0.07 V	IZ = 0.5 mA	
IN4454-1	WITHDRAWN**	34058412-001					
IN4454-1	WITHDRAWN**	34064306-001					
IN4565A	VOLT REFERENCE	34054670-001	5	DELTA VZ	-0.07 V	IZ = 0.5 mA	
IN4567A	VOLT REF	JANTXVIN4567A	5	DELTA VZ	-0.07 V	IZ = 0.5 mA	Same family as IN4565A.
IN4569A	VOLTAGE REF	2613110-11	5	DELTA VZ	-0.05 V	IZ = 1 mA	JANTXV
IN4571A	VOLTAGE REFERENCE	97009-000-454	5	DELTA VZ	-0.05 V	IZ = 1 mA	
IN4572A	VOLTAGE REF	2613110-12	5	DELTA VZ	-0.05V	IZ = 1 mA	
IN4572A	VOLT REFERENCE	JANTXVIN4572A	5	DELTA VZ	-0.05 V	IZ = 1 mA	
IN4573A	VOLT REFERENCE	JANTXVIN4573A	5	DELTA VZ	-0.05 V	IZ = 1 mA	
IN4627-1	ZENER	2613110-13	5	DELTA VZ	-0.05 V	IZ = 0.25 mA	NOISE CONCERN
IN4774A	VOLTAGE REF	2613109-1	5	DELTA VZ	45 mV	IZ = 1 mA	

DMSP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS		REMARKS3
1N4780A	ZENER	21-806-0036-00W	5	DELTA VZ	50 mV	IZ = 1 mA		RAD HARD DEVICE AVAILABLE
1N4897A	VOLTAGE REF	2613117-1	5	DELTA IR	1 uA	VR = 6 V		
1N4903A	VOLTAGE REF	2613112-1	5	DELTA VZ	80 mV	IZ = 0.5 mA		
1N4938	SWITCHING	JANTXIN4938	5	DELTA IR	5 uA	VR = 9 V		
1N4938-1	SWITCH/RECTIFIER	2613111-1	5	DELTA VZ	40 mV	IZ = 1.0 mA		MSC OR UNITRODE
1N4942	SWITCH/RECTIFIER	2613110-14	5	DELTA IR	5 uA	VR = 9 V		
1N4960	VOLT REGULATOR	JANTXV1N4960	5	DELTA VZ	30 nA	VR = 175 V		
1N4961	ZENER 13V	3261429-1	5	DELTA VF	30 mV	IF = 200 mA		
1N4973	VOLTAGE REGULATOR	97009-000-455	5	DELTA VZ	0.1 V	IF = 1 A		JANTXV
1N4979	ZENER 75 V	2613110-22	5	DELTA VF	+/- 1.2 V	IZ = 100 mA		
1N5148A	VARACTOR	49868-9716-5148A	5	DELTA VZ	450 nA	VR = 9.1 V		
1N5186	RECTIFIER	317839-004	5	DELTA IR	+/- 1.3 V	IZ = 100 mA		
1N5283	CURRENT REG	2613110-20	5	DELTA VZ	0.5 V	VR = 9.9 V		JANTXV
1N5287	CURRENT REGULATOR	JANTXVIN5287-00W	5	DELTA IR	3 uA	IZ = 30 mA		
1N5288	CURRENT REGULATOR	JANTXVIN5288-00W	5	DELTA VZ	+/- 1 V	VR = 30 V		
1N5290	CURRENT REGULATOR	JANTXVIN5290-00W	5	DELTA IR	500 nA	IZ = 20 mA		
1N5291	CURRENT REG	2613110-15	5	DELTA CT	1 pF	VR = 56 V		JANTXV
1N5297	CURRENT REG	2613110-16	5	DELTA VF	100 mV	1 MHz		
1N5297	CURRENT REG	2613110-16	5	DELTA IR	10 uA	VF = 5 A		
1N5297	CURRENT REG	2613110-16	5	IP	0.209 mA MIN	VR = 60 V		
1N5297	CURRENT REGULATOR	JANTXVIN5297-00W	5	IP	0.231 mA MAX	V = 25 V		JANTXV
1N5310	CURRENT REGULATOR	JANTXVIN5310	5	IP	0.314 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.346 mA MAX	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.371 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.409 mA MAX	V = 25 V		JANTXV
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.447 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.493 mA MAX	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.532 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.588 mA MAX	V = 25 V		JANTXV
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	0.950 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	1.050 mA MAX	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	3.135 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	3.465 mA MAX	V = 25 V		JANTXV
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP	3.805 mA MIN	V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP		V = 25 V		
1N5312	CURRENT REGULATOR	JANTXVIN5312-00W	5	IP		V = 25 V		

DMSF 503/NSUS RADIATION DERATINGS

PAGE: 4

DATE: 01-14-1991

GENERIC	DESCRIPTION	PART NUMBER	RAO LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
IN5416	RECTIFIER	JANSIN5416	5	DELTA BV	4.095 mA MAX		
IN5417	RECTIFIER	JANSIN5417	5	DELTA BV	-40 V	IR = 50 uA	
IN5417	RECTIFIER	5961012352215			-40 V	IR = 50 uA	
IN5417	RECTIFIER	JANSIN5417					
IN5550	RECTIFIER	2613110-17					
IN5550	RECTIFIER	34062128-002					
IN5550	RECTIFIER	2613120-1	5	DELTA IR	100 nA	VR = 100 V	
				DELTA VF	50 mV	IF = 3 A	
IN5551	RECTIFIER	2613120-1	5	DELTA IR	150 nA	VR = 200 V	
				DELTA VF	50 mV	IF = 3 A	
IN5552	RECTIFIER	2613120-1	5	DELTA IR	170 nA	VR = 300 V	
				DELTA VF	50 mV	IF = 3 A	
IN5615	RECTIFIER	JANSIN5615	5	DELTA IR	20 uA	VR = 28 V	
				DELTA VF	0.12 V	IF = 3 A	
IN5615	RECTIFIER	JANSIN5615	5	DELTA IR	2 uA	VR = 140 V	
IN5617	RECTIFIER	JANSIN5617	5	DELTA VF	0.12 V	IF = 3 A	
IN5656A	VOLT SUPPRESSOR	34072821-001	5				
IN5711	SWITCHING	2613110-25	10	DELTA IR	100 nA	VR = 5 V	
				DELTA VF	30 mV	IF = 500 uA	
IN5711	SWITCHING	JANTXVIN5711					
IN5711	SWITCHING	JANTXVIN5711					
IN5806	FAST RECOVERY	JANSIN5806	5	DELTA IR	10 uA	VR = 28 V	
				DELTA VF	30 mV	IF = 1 A	
IN5809	FAST RECOVERY RECT	JANTXVIN5809	2.5	DELTA IR	170 nA	VR = 50 V	
			5	IR	10 uA	VR = 16 V	
				DELTA VF	50 mV	IF = 10 mA	
				DELTA VF	100 mV	IF = 1 A	
				DELTA VF	50 mV	IF = 10 mA	
IN5809	FAST RECOVERY RECT	JANSIN5809		DELTA VF	IF = 1 A		
IN5811	RECTIFIER	JANSIN5811	5	DELTA IR	10 uA	VR = 28 V	
				DELTA VF	30 mV	IF = 1 A	
IN5816	RECTIFIER	2613110-24	10	DELTA VF	50 mV	IF = 1 A	
			5	DELTA IR	10 uA	VR = 28 V	
IN5823	HOT CARRIER RECT	719083-1U	5	DELTA VF	30 mV	IF = 1 A	
				DELTA VF	30 mV	IF = 5 A	

PART OUT OF DESIGN.

DNBP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS		REMARKS
IN5829	HOT CARRIER RECT	719083-20	5	DELTA IR	20 uA	VR = 10 VDC		
				DELTA VF	30 mV	IF = 25 A		
IN6084B	ZENER	2613113-1	5	DELTA IR	40 uA	VR = 10 VDC		
				DELTA VZ	50 mV	IZ = 250 uA		
				DELTA IR	100 nA	VR = 3 V		
IN6084D	ZENER	2613113-4		DELTA VZ	200 mV	IZ = 10 uA		
IN6086B	ZENER	34050988-001	5	DELTA IR	150 nA	VR = 3 V		
IN6088B	ZENER	2613113-2	5	DELTA VZ	200 mV	IZ = 10 uA		
				DELTA IR	150 nA	VR = 4 V		
IN6091B	ZENER	2613113-3	5	DELTA VZ	200 mV	IZ = 10 uA		
				DELTA IR	200 nA	VR = 6 V		
IN6100	DIODE ARRAY	2613110-19	5	DELTA IR	50 nA	VR = 4 V		
HP5082-0020	MICROWAVE	317945	5	ALL	NEGLIGIBLE EFFECT			
HP5082-2411	SCHOTTKY	317949	5	ALL	NEGLIGIBLE EFFECT			
HPA5082-8523	HOT CARRIER	2613122-1	5	ALL	NEGLIGIBLE EFFECT			
HSC5082-0816	SCHOTTKY BARRIER	49879-9716-1	5	ALL	NEGLIGIBLE EFFECT			
JANTVIV4148-1	SWITCHING	JANSIN4148-1						
DMF5079A	MIXER, MICROWAVE	317943	5	DELTA VF	20 mV	IF = 1 mA		
S041	SCHOTTKY	2613114-1	5	DELTA VF	+5, -30 mV	IF = 10 A		
SD51	RECTIFIER	2613119-1	5	DELTA VF	+5, -30 mV	IF = 3 A		
UTX225	RECTIFIER	21-504-0005-10M	10	DELTA VF	30 mV	IF = 0.1 A		
				DELTA VF	30 mV	IF = 0.5 A		
2N918	NPN LOW POWER	JANS2N918	1	DELTA (1/HFE)	.022	VCE = 12.5 V, IC = 100 uA NOTE 1		
				DELTA (1/HFE)	0.011	VCE = 12.5 V, IC = 500 uA		
				DELTA (1/HFE)	0.0081	VCE = 12.5 V, IC = 1 mA		
				DELTA (1/HFE)	0.0052	VCE = 12.5 V, IC = 3 mA		
				DELTA (1/HFE)	0.0039	VCE = 12.5 V, IC = 5 mA		
				DELTA (1/HFE)	0.0033	VCE = 12.5 V, IC = 10 mA		
			5	DELTA (1/HFE)	0.056	VCE = 12.5 V, IC = 100 uA		
				DELTA (1/HFE)	0.028	VCE = 12.5 V, IC = 500 uA		
				DELTA (1/HFE)	0.021	VCE = 12.5 V, IC = 1 mA		
				DELTA (1/HFE)	0.015	VCE = 12.5 V, IC = 3 mA		
				DELTA (1/HFE)	0.011	VCE = 12.5 V, IC = 5 mA		
				DELTA (1/HFE)	0.0088	VCE = 12.5 V, IC = 10 mA		
				DELTA (1/HFE)	0.01	VCE = 5 V, IC = 20 mA		
2N930	NPN LOW POWER	2613184-1						NOT USED IN ORBIT
2N2219A	NPN LOW POWER	5961012353276	1	DELTA (1/HFE)	0.02	IC = 1 mA, VCE = 10 V		

DMSP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
2N2219A	NPN LOW POWER	JANS2N2219A		DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 10 V	
2N2219A	LOW POWER NPN	JANS2N2219A		DELTA (1/HFE)	0.01	IC = 150 mA, VCE = 10 V	
2N2222A	LOW POWER NPN	5961012357784	1	DELTA VCE(SAT)	0.05 V	IC = 1 mA, IB = 0.1 mA	
			5	DELTA VCE(SAT)	0.05 V	IC = 150 mA, IB = 15 mA	
				DELTA (1/HFE)	0.04	IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.02	IC = 10 mA, VCE = 10 V	
				DELTA (1/HFE)	0.015	IC = 150 mA, VCE = 10 V	
				DELTA VCE(SAT)	0.10 V	IC = 1 mA, IB = 0.1 mA	
				DELTA VCE(SAT)	0.15 V	IC = 150 mA, IB = 15 mA	
				DELTA (1/HFE)	0.02	IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 10V	
				DELTA (1/HFE)	0.01	IC = 150 mA, VCE = 10 V	
				DELTA VCE(SAT)	0.05 V	IC = 1 mA, IB = 0.1 mA	
				DELTA VCE(SAT)	0.05V	IC = 150 mA, IB = 15 mA	
			5	DELTA (1/HFE)	0.04	IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.02	IC = 10 mA, VCE = 10 V	
				DELTA (1/HFE)	0.015	IC = 150 mA, VCE = 10 V	
				DELTA VCE(SAT)	0.10 V	IC = 1 mA, IB = 0.1 mA	
				DELTA VCE(SAT)	0.15 V	IC = 150 mA, IB = 15 mA	
2N2222A	NPN LOW POWER	JANS2N2222A		DELTA (1/HFE)	0.025	IC = 10 mA, VCE = 10 V	
2N2222A	NPN LOW POWER	JANS2N2222A		DELTA (1/HFE)	0.05	IC = 1 mA, VCE = 2 V	
2N2222A	NPN SWITCHING	49870-9716-S2222		DELTA (1/HFE)	0.12	IC = 0.1 mA, VCE = 2 V	
2N2222A	NPN LOW POWER	JANS2N2222A		DELTA (1/HFE)	0.02	IC = 0.1 A, VCE = 2 V	
2N2222A	LOW POWER NPN	JANS2N2222A		DELTA VCE(SAT)	0.15 V	IC = 10 mA, IB = 1 mA	
2N2222A	NPN, SILICON, SWITCH	JANS2N2222A	5	DELTA (1/HFE)	0.025	IC = 10 mA, VCE = 10 V	
2N2369A	NPN LOW POWER	5961012353277		DELTA (1/HFE)	0.05	IC = 1 mA, VCE = 2 V	
				DELTA (1/HFE)	0.12	IC = 0.1 mA, VCE = 2 V	
				DELTA (1/HFE)	0.02	IC = 0.1 A, VCE = 2 V	
				DELTA VCE(SAT)	0.15 V	IC = 10 mA, IB = 1 mA	
2N2369A	NPN LOW POWER	49870-9716-S2369		DELTA (1/HFE)	0.9	IC = 0.1 mA, VCE = 10 V DATA FOR TI PART	
2N2432A	NPN LOW POWER	5961012352198	5	DELTA (1/HFE)	0.16	IC = 1 mA	
				DELTA (1/HFE)	0.024	IC = 10 mA	
2N2432A	NPN LOW POWER	JANS2N2432A		DELTA (1/HFE)	0.024	IC = 10 mA	
2N2432A	NPN LOW POWER	5961012352198		DELTA (1/HFE)	0.024	IC = 10 mA	

DN5P 503/ANSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS		REMARKS
						PARAMETER	CONDITIONS	
2N2484	NPN LOW POWER	2613180-2	5	DELTA (1/HFE)	0.014		IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.018		IC = 0.5 mA, VCE = 10 V	
				DELTA (1/HFE)	0.006		IC = 10 mA, VCE = 10 V	
2N2605	PNP LOW POWER	JANS2N2605	2.5	DELTA (1/HFE)	0.015		IC = 1 mA, VCE = 2 V	
2N2658	NPN	2613190-1	5	DELTA (1/HFE)	0.10		IC = 20 mA, VCE = 2 V	
				DELTA (1/HFE)	0.03		IC = 200 mA, VCE = 2 V	
				DELTA (1/HFE)	0.02		IC = 500 mA, VCE = 2 V	
2N2658	NPN POWER	78324-1						
2N2880	NPN POWER	JANTXV2N2880	5	DELTA (1/HFE)	0.045		IC = 1 A, VCE = 5 V	
			1	DELTA (1/HFE)	0.01		IC = 1 A, VCE = 5 V	
			6	DELTA (1/HFE)	0.05		IC = 1 mA, VCE = 4 V	
				DELTA (1/HFE)	0.03		IC = 10 mA, VCE = 4 V	
				DELTA (1/HFE)	0.005		IC = 100 mA, VCE = 4 V	
				IC80	60 mA		VCE = 10 V	
2N2905A	PNP LOW POWER	5961012352200	1	DELTA (1/HFE)	0.03		IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.02		IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.01		IC = 150 mA, VCE = -10V	
				DELTA VCE(SAT)	0.10 V		IC = 150 mA, IB = 15 mA	
			5	DELTA (1/HFE)	0.05		IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.03		IC = 10 mA, VCE = -10 V	
				DELTA (1/HFE)	0.02		IC = 150 mA, VCE = 10 V	
				DELTA (1/HFE)	0.15V		IC = 150 mA, IB = 15 mA	
2N2905A	LOW POWER PNP	JANS2N2905A						
2N2907A	PNP LOW POWER	5961012357785	1	DELTA (1/HFE)	0.03		IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.02		IC = 10 mA, VCE = -10 V	
				DELTA (1/HFE)	0.01		IC = 150 mA, VCE = -10 V	
				DELTA VCE(SAT)	0.10 V		IC = 150 mA, IB = 15 mA	
			5	DELTA (1/HFE)	0.2		IC = 0.01 mA, VCE = 10 V	
				DELTA (1/HFE)	0.1		IC = 0.1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.05		IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.03		IC = 10 mA, VCE = -10 V	
				DELTA (1/HFE)	0.02		IC = 150 mA, VCE = -10 V	
				DELTA VCE(SAT)	0.15 V		IC = 150 mA, IB = 15 mA	
2N2907A	PNP LOW POWER	JANS2N2907A						
2N2907A	PNP LOW POWER	JANS2N2907A						
2N2907A	PNP SWITCHING	JANS2N2907A						
2N2907A	LOW POWER PNP	JANS2N2907A						
2N2920	DUAL NPN	5961012353306	5	DELTA (1/HFE)	0.06		IC = 0.1 mA, VCE = 10 V	

DMSP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
2N2920	NPN DUAL	JANS2N2920		DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 10 V	
2N2920	DUAL NPN	JANS2N2920		DELTA (1/HFE)	0.02	IC = 1 mA, VCE = 10 V	
2N2946A	PNP CHOPPER	2613180-5	5	DELTA (1/HFE)	0.04	IC = 1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.06	IC = 0.5 mA, VCE = 1 V	
2N3251A	PNP SWITCHING	2613180-6	5	DELTA (1/HFE)	0.05	IC = 0.1 mA, VCE = 20V	
2N3251A	NPN LOW POWER	49870-9716-3251A		DELTA (1/HFE)	0.03	IC = 1 mA, VCE = 20 V	
2N3386	JFET TO-72	2613189-1	5	DELTA (1/HFE)	0.02	IC = 10 mA, VCE = 20 V	
2N3421	NPN POWER	49870-9716-3421	5	DELTA (1/HFE)	0.045	IC = 1 mA, VCE = 10 V	
				IGSS	1 uA	VBS = 30 V	
2N3467	PNP LOW POWER	2613180-7	5	DELTA (1/HFE)	0.08	IC = 3 mA, VCE = 2 V	
				DELTA (1/HFE)	0.04	IC = 30 mA, VCE = 2 V	
				DELTA (1/HFE)	0.02	IC = 300 mA, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 0.1 A, VCE = 1 V	
				DELTA (1/HFE)	0.02	IC = 0.35 A, VCE = 1 V	
				DELTA (1/HFE)	0.02	IC = 0.6 A, VCE = 1 V	
				DELTA (1/HFE)	0.15	IC = 0.5 mA, VCE = 1 V	
				DELTA (1/HFE)	0.12	IC = 1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.1	IC = 10 mA, VCE = 1 V	
				DELTA (1/HFE)	0.04	IC = 50 mA, VCE = 1 V	
				DELTA (1/HFE)	0.07	IC = 1 A, VCE = 1 V	
				DELTA VCE(SAT)	0.10 V	IC = 200 mA, IB = 40 mA	
				DELTA VCE(SAT)	0.15 V	IC = 0.1 A, IB = 10 mA	
				DELTA VCE(SAT)	0.15	IC = 0.6 A, IB = 40 mA	
2N3499L	NPN LOW POWER	JANS2N3499L	1	DELTA (1/HFE)	0.013	VCE = 10 V, IC = 150 mA	
				DELTA (1/HFE)	0.098	VCE = 10 V, IC = 1 mA	
				DELTA (1/HFE)	0.027	VCE = 10 V, IC = 150 mA	
				DELTA (1/HFE)	0.20	VCE = 10 V, IC = 1 mA	
2N3501	NPN LOW POWER	JANS2N3501L	5	DELTA (1/HFE)	0.05	IC = 10 mA, VCE = 10 V	
				DELTA (1/HFE)	0.02	IC = 0.15 A, VCE = 10 V	
				DELTA VCE(SAT)	0.15 V	IC = 0.15 A, IB = 0.015A	
2N3501	NPN LOW POWER	JANS2N3501		DELTA (1/HFE)	0.07	IC = 20 mA, VCE = 12 V	
2N3501	NPN LOW POWER	JANS2N3501		DELTA (1/HFE)	0.03	IC = 20 mA, VCE = 12 V	
2N3501	LOW POWER NPN	JANS2N3501L					
2N3553	RF NPN	2613180-10	5	DELTA (1/HFE)	0.07	IC = 20 mA, VCE = 12 V	
			1	DELTA (1/HFE)	0.03	IC = 20 mA, VCE = 12 V	

DMSP 503/NSUS RADIATION DERATINGS

PAGE: 9

DATE: 01-14-1991

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
2N3637	LOW POWER PNP	34050986-001	5	DELTA (1/HFE)	0.035	IC = 1 mA, VCE = 10 V	
2N3741	PNP HIGH POWER	2613180-11	6	DELTA (1/HFE)	0.21	IC = 10 mA, VCE = 1 V	Incl. bulk damage since ft = 4 MHZ.
				DELTA (1/HFE)	0.16	30 mA	
				DELTA (1/HFE)	0.11	100 mA	
				DELTA (1/HFE)	0.075	0.3 A	
				DELTA (1/HFE)	0.11	1 A	
2N3752	NPN POWER	2613185-1	5	DELTA (1/HFE)	0.04	IC = 1 A, VCE = 1 V	
2N3811	DUAL PNP	596101235227	5	DELTA (1/HFE)	0.11	IC = 1 uA, VCE = 1 V	
				DELTA (1/HFE)	0.025	IC = 10 uA, VCE = 1 V	
				DELTA (1/HFE)	0.01	IC = 0.1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.008	IC = 0.5 mA, VCE = 1 V	
				DELTA (1/HFE)	0.007	IC = 1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.005	IC = 10 mA, VCE = 1 V	
2N3965	PNP LOW POWER	21-134-0008-00W	5	IC80	30 nA	VCE = 50 V	
				DELTA (1/HFE)	0.05	IC = 1 mA, VCE = 5 V	
2N3965	PNP LOW POWER	21-134-0009-00W					
2N3970	N-CHAN FET	21-313-0001-00W	5	DELTA ID(OFF)	10 nA	VDS = 20 V, VGS = 12 V	
2N3972			5	DELTA ID OFF	10 mA	VDS = 20 V, VGS = 12 V	
2N3997	POWER NPN	34054655-001	1	DELTA (1/HFE)	0.04	IC = 50 mA, VCE = 2 V	
				DELTA (1/HFE)	0.02	IC = 1 A, VCE = 2 V	
				DELTA (1/HFE)	0.02	IC = 5 A, VCE = 5 V	
2N4093	N CHAN JFET	2613180-16	0.5	DELTA ID(OFF)	0.2 nA	VDS = 20 V, VGS = 16 V	
				DELTA IGSS	-0.26 nA	VGS = -20 V	
2N4236	PNP POWER	21-326-0003-00W	5	DELTA (1/HFE)	0.1	IC = 0.25 A, VCE = 1 V	
				DELTA (1/HFE)	0.07	IC = 1 A, VCE = 1 V	
2N4239	NPN POWER	21-327-0004-00W	5	DELTA VCE(SAT)	0.1 V	IC = 1 A, IB = 0.25 A	
				DELTA (1/HFE)	0.03	IC = 2 A, VCE = 5 V	
2N4393	N-CHAN FET	21-333-0001-	2	DELTA R ON	0.05	IC = 0.2 A, VCE = 5 V	
				DELTA IGSS	+ 2 OHMS	VGS = 0, ID = 1 mA	
2N4858	N CHAN JFET	2613180-13	0.75	ID(OFF)	-200 nA	VDS = 20 V, VGS = 0 V	
2N4865	NPN POWER	2613182-1	5	IC80	0.9 nA	VDS = 9 V, VGS = -9 V	
				IC80	0.2 mA	VCE = 10 V	
				IC80	0.7 mA	VEB = 8 V	
				DELTA (1/HFE)	0.045	IC = 0.5 mA, VCE = 1 V	
				DELTA (1/HFE)	0.014	IC = 7 A	
				DELTA (1/HFE)	0.012	IC = 15 A	
			1	IC80	30 uA	VCE = 10 V	
				IC80	80 uA	VEB = 8 V	

DMSP SD3/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
2N4868A	N-CHAN FET	21-308-0006-00W	5	DELTA (1/HFE)	0.023	IC = 0.5 mA, VCE = 1 V	
2N5004	POWER NPN	34069586-001 D	5	DELTA (1/HFE)	0.007	7 A	
				DELTA (1/HFE)	0.006	15 A	
				DELTA IGSS	20 nA	VGS = 30 V	
				DELTA (1/HFE)	0.03	IC = 0.1 A, VCE = 5 V	
				DELTA (1/HFE)	0.02	IC = 1.5 A, VCE = 5 V	
				DELTA VCE(SAT)	150 mV	IC = 1.5 mA, IB = 0.15 A	
				DELTA (1/HFE)	0.04	IC = 0.1 A, VCE = 10 V	
				DELTA (1/HFE)	0.03	IC = 1 A, VCE = 5 V	
				DELTA (1/HFE)	0.13	IC = 1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.05	IC = 30 mA, VCE = 1 V	
				DELTA (1/HFE)	0.04	IC = 2.5 A, VCE = 1 V	
				DELTA VCE(SAT)	0.15 V	IC = 0.1 A, IB = 0.01 A	
				DELTA VCE(SAT)	0.15 V	IC = 1 A, IB = 0.1 A	
2N5005	PNP POWER	2613181-2	5	DELTA (1/HFE)	0.025	IC = 50 mA, VCE = 1 V	
2N5042	PNP LOW POWER	2613188-1	5	DELTA (1/HFE)	0.08	IC = 6 mA, VCE = 1 V	
				IC80	-16 nA	VC8 = 30 V	
2N5114	P CHANNEL JFET	2613180-18	5	DELTA VGS(OFF)	2 V	ID = 10 nA	
				DELTA RDS(ON)	30 OHMS	ID = 1 mA	
2N5116	P CHAN JFET	2613180-14	1	VGS(OFF)	3.2 V	ID = 10 nA	
				RDS(ON)	155 OHMS	ID = -100 uA	
				VGS(OFF)	3.3 V	ID = 10 nA	
				RDS(ON)	155 OHMS	ID = -100 uA	
				ICSS	50 nA	VGS = 30 V, VDS = 0 V	
				DELTA VGS	-0.2 V, -3.823 V	VDS = 20 V, ID = 200 mA	
				VGS1 - VGS2	10 mV	VD6=20 VDC, ID= 200uADC	
				IDSS	0.56 mA, 7.22 mA	VDS = 20 V, VGS = 0 V	
				IOSSI / IOSS2	1 + 8 %, - 13 %	VDS = 20 V, VGS = 0 V	
				DELTA (1/HFE)	0.02	IC = 1 A, VCE = 5 V	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0028	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.0071	VCE = 1 V, IC = 15 A	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0033	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.008	VCE = 1 V, IC = 15 A	
				DELTA (1/HFE)	0.03	IC = 0.05 A, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 1 A, VCE = 2 V	
2N5196	DUAL JFET	34054657-002 J	1	DELTA VGS	-0.2 V, -3.823 V	VDS = 20 V, ID = 200 mA	
				VGS1 - VGS2	10 mV	VD6=20 VDC, ID= 200uADC	
				IDSS	0.56 mA, 7.22 mA	VDS = 20 V, VGS = 0 V	
				IOSSI / IOSS2	1 + 8 %, - 13 %	VDS = 20 V, VGS = 0 V	
				DELTA (1/HFE)	0.02	IC = 1 A, VCE = 5 V	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0028	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.0071	VCE = 1 V, IC = 15 A	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0033	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.008	VCE = 1 V, IC = 15 A	
				DELTA (1/HFE)	0.03	IC = 0.05 A, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 1 A, VCE = 2 V	
2N5330	NPN HIGH POWER	2613186-1	2.5	DELTA (1/HFE)	0.02	IC = 1 A, VCE = 5 V	
			1	VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0028	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.0071	VCE = 1 V, IC = 15 A	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0033	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.008	VCE = 1 V, IC = 15 A	
				DELTA (1/HFE)	0.03	IC = 0.05 A, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 1 A, VCE = 2 V	
2N5680	PNP HIGH POWER	2613187-1	5	DELTA (1/HFE)	0.02	IC = 1 A, VCE = 5 V	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0028	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.0071	VCE = 1 V, IC = 15 A	
				VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0033	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.008	VCE = 1 V, IC = 15 A	
				DELTA (1/HFE)	0.03	IC = 0.05 A, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 1 A, VCE = 2 V	

BIAS:VDS = -10 V, VGS = 10 V; Derating for
Siliconix (Vendor 2).

DMSP 503/NSUS RADIATION DERATINGS

PAGE: 11

DATE: 01-14-1991

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING		REMARKS
						CONDITIONS		
2N5796	PNP LOW POWER	2613180-15	5	DELTA VCE(SAT)	0.1 V	IC = 1 A, IB = 0.2 A		
2N6301	NPN DARLINGTON	49870-9716-6301	5	DELTA (1/HFE)	0.08	IC = 0.17 mA, VCE = 1 V		
				DELTA (1/HFE)	0.03	IC = 3A, VCE = 3V, F = 1KHZ		
				ICEO	2 mA	VCE = 40 V, IB = 0		
2N6796	POWER	2613180-17	0.25	VGS(TH)	0.79	1.3 V MIN		Degradation critically depends upon application.
				IDSS	-150 nA	VDS = 50 V, VGS = 0 V		
				DELTA POWER GAIN	0.4 dB	IC = 20 mA		
NE219088	MICROWAVE	PS0261 B	5	DELTA (1/HFE)	0.01	IB = 0.1 mA, VCE = 4 V		
NE219088	MICROWAVE	2593363-1	5	DELTA (1/HFE)	0.01	IC = 10 mA		
NE734088	MICROWAVE	PS0262 B	5	DELTA 1/HFE	0.03	IC = 10 mA		
NE734088	MICROWAVE	2593361-1	5	DELTA (1/HFE)	0.004	IC = 10 mA, VCE = 14.2 V		
PV842004X	MICROWAVE NPN	2624200-1	5	DELTA VCE(SAT)	10 mV	IC = 10 A, IB = A		
QXTR6911	MICROWAVE	317843	5	DELTA (1/HFE)	0.008	IC = 50 mA, VCE = 5 V		
SOT-8154	NPN POWER TO-611	2613193-1	1	DELTA (1/HFE)	0.005	IC = 1 A		
				DELTA (1/HFE)	0.01	IC = 10 mA		
				DELTA (1/HFE)	0.03	VCE = 5 V, IC = 100 mA		
TRW54101	MOSFET, P-CHANNEL	3261218-1	5	DELTA VOL	0.1 V	VCC = 4.5 V, IOL = 8 mA		OP-07 DERATINGS
09815980007ABH	IC, OP AMP	071438-000-001	5					
82S191	2KX8 BIPOLAR PROM	2593953-1	5					
82S191	2KX8-BIT BPLR PROM	2613174-1001						
82S191	2KX8-BIT BPLR PROM	2613174-1002						
82S191	2KX8-BIT BPLR PROM	2613174-1003						
82S191	2KX8-BT BPLR PROM	JH38510/21002SJA						
94244	2-BIT ADDER, CMOS	2613170-1	1	ALL	NEGLECTIBLE	NOTE 3		
98773	MAC GUA, CMOS S0S	2303073-1	0.5	ALL	NEGLECTIBLE	NOTE 3		
98774	MEC GUA, CMOS S0S	2593412-1	0.5	ALL	NEGLECTIBLE	NOTE 3		
98776	25AX16-BT SR0M, S0S	2303072-11	1	ALL	NEGLECTIBLE	NOTE 3		
98777	25AX16-BT SR0M, S0S	2303072-12	1	ALL	NEGLECTIBLE	NOTE 3		
98778	25AX16-BT SR0M, S0S	2303072-13	1	ALL	NEGLECTIBLE	NOTE 3		
98779	25AX16-BT SR0M, S0S	2303072-14	1	ALL	NEGLECTIBLE	NOTE 3		
98780	25AX16-BT SR0M, S0S	2303072-15	1	ALL	NEGLECTIBLE	NOTE 3		
98781	25AX16-BT SR0M, S0S	2303072-16	1	ALL	NEGLECTIBLE	NOTE 3		
98782	25AX16-BT SR0M, S0S	2303072-17	1	ALL	NEGLECTIBLE	NOTE 3		
98783	25AX16-BT SR0M, S0S	2303072-18	1	ALL	NEGLECTIBLE	NOTE 3		
98784	25AX16-BT SR0M, S0S	2303072-19	1	ALL	NEGLECTIBLE	NOTE 3		
98909	4096X1-BT SRAM, S0S	2303067-2	1	T ACCESS	OVER 10 ms	NOTE 3		
				FUNCTIONALITY	NO 60			

REMARKS3

NOTE 3

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	REMARKS3
99588	25X16-BT SROM.SOS	2303072-20	1	ALL	NEGLEGIBLE	
AD571SD	10-BIT A/D CONVTR	2593952-1	3	DELTA VOH	-0.16 V	
				DELTA VOL	0.24 V	
				DELTA IOH	-16 mA	
				DELTA IOL	-16 mA	
				DELTA T CONV	12 uS	
				DELTA ITH	28 uA	
				DELTA IIL	-0.8 uA	
				OFFSET	0.5 V	
				OFF ERROR	50 LSB	
				NON LIN	1.3 LSB	
				DELTA IOZH	12 uA	
				DELTA IOZL	6 mA	
				DELTA VOHT	+/- 10 mV	
AD581TH/8838	10 VOLT PREC REF	2613167-1	1	DELTA LINE REG	0.001 V	VSS = 15 V, RLOAD = 5 K
						VSS = 15 V, RLOAD = 5 K
AM26LS31/BFA	QUAD LINE DRIVER	AM26LS31/BFA	5	DELTA VOH	-0.06 V	VCC = 4.5V, IOH = 20mA
				DELTA VOL	0.02 V	VCC = 4.5mA, IOH = 20mA
				DELTA ITH	3 uA	VIN = 2.7 V
				DELTA IIL	-150 uA	VIN = 0.4 V
				DELTA TP	NEGLEGIBLE CHANGE	
				DELTA VOH	5 %	VCC=4.5V, DELTA VIN=1V
				DELTA VOL	5 %	VENABLE = 0.8 V, IOH = -440 uA
AM26LS32	4 DIFF LINE RCV	2624495-1	5	DELTA VOL	10 %	VCC=4.5V, DELTA VIN=-1V
				DELTA VOL	10 %	VENABLE= 0.8V, IOL= 4mA
				IIL	221 uA MAX	VCC= 5.5 V, VIH= 2.7 V
				IIL	-372 uA MAX	VCC= 5.5 V, VIL= 0.4 V
				DELTA TPHL	15 %	CL= 50 pF, RL= 2 KOHMS
				DELTA TPLH	15 %	VCC = 5 V, VIN - VIH = +/- 2 V
CA3045/IN	TRANSISTOR ARRAY	2613192-1	5	DELTA (1/HFE)	0.015	IC = 0.1 mA, VCE = 1 V
				DELTA (1/HFE)	0.01	IC = 0.1 mA, VCE = 1 V
				DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 1 V
CA3091D	4 QUAD MULTIPLR	2613194-1				
CD4001B	QUAD NOR GATE	JM38510H05252SCX	1			
CD4001BK/MSR	4 2-IN NOR GATE	2606454-0011				
				IDD	2.5 uA	18 V

NOT USED ON ORBIT
NOTE 2

DN5P 503/MSUS RADIATION DERATINGS

DATE: 01-14-1991

PAGE: 13

OPERATING

REMARKS3

RAD

GENERIC

DESCRIPTION

PART NUMBER

LEVEL

PARAMETER

DERATING

CONDITIONS

CD40018X/MSR	4 2-IN NOR GATE	2606454-0012	1	100	2.5 uA	18 V
CD4001UBDMSR	CMOS LOGIC	34050958-101 J				
CD4001UBK/MSR	4 2-IN NOR GATE	2606454-0018				
CD4002	DUAL NOR GATE	49869-9716-4002	1	100	2.5 uA	18 V
CD4002BK/MSR	2 4-IN NOR GATE	2606454-0021				
CD4002UBK/MSR	2 4-IN NOR GATE	2606454-0028				
CD4006B	COS/MOS REGISTER	21-981-4006-01	1	100	25 uA	18 V
CD4007UBK/MSR	2 COMP PAIR INVR	2606454-0071	1	100	2.5 uA	18 V
CD4008BK/MSR	4-BIT ADDER	2606454-0081	1	100	25 uA	18 V
CD4008BK/MSR	4-BIT ADDER	2606454-0083				
CD4008BK/MSR	4-BIT ADDER	2606454-0088				
CD40103BK/MSR	8 STG PST SYN CNTR	2606454-1031	1	100	25 uA	18 V
CD4011BK/MSR	4 2-IN NAND GATE	2606454-0111	1	100	2.5 uA	18 V
CD4011BK/MSR	4 2-IN NAND GATE	2606454-0112				
CD4011UB	COS/MOS GATES	JM38510R05051SCA				
CD4011UBDMSR	CMOS LOGIC	34050959-102 H				
CD4011UBK/MSR	4 2-IN NAND GATE	2606454-0118				
CD4012B	COS/MOS GATES	JM38510R05052SCA	1	100	2.5 uA	18 V
CD4012BK/MSR	2 4-IN NAND GATE	2606454-0121				
CD4012UBDMSR	CMOS LOGIC	34050960-101 H				
CD4012UBK/MSR	2 4-IN NAND GATE	2606454-0128				
CD4013B	COS/MOS FLIP-FLOP	JM38510R05151SCA	1	100	7.5 uA	18 V
CD4013BK/1S	CMOS B	2606454-0132				
CD4013BK/MSR	2 D FLIP-FLOP	2606454-0131				
CD4013BK/MSR	2 D FLIP-FLOP	2606454-0138				
CD4013BKSR	COS/MOS LOGIC	34050970-101				
CD4013BKSR	CMOS LOGIC	JM38510R05151SCA				
CD4015B	COS/MOS REGISTER	21-981-4015-01	1	100	25 uA	18 V
CD4015BDMSR	CMOS LOGIC	JM38510R05753SEA				
CD4015BK/MSR	2 4-BIT ST-REGSTR	2606454-0151				
CD4016BK/MSR	4 BILATRL SWITCH	2606454-0161	1	100	2.5 uA	18 V
CD4016BKMSR	CMOS LOGIC	34050963-102 H				
CD4017BK/MSR	DECADE CNTR/DIVDR	2606454-0171	1	100	25 uA	18 V
CD4018BK/MSR	PRESET DIV N CNTR	2606454-0181	1	100	25 uA	18 V
CD4018BK/MSR	PRESET DIV N CNTR	2606454-0186				
CD4019BFSR	CMOS LOGIC	JM38510R05352SEA	1	100	7.5 uA	18 V
CD4019BK/MSR	2 AND/OR SLT GATE	2606454-0191				
CD4019BK/MSR	4 AND/OR SLT GAT	2606454-0198				

DMSP SD3/MSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
CD4019BK/MSR	4 AND/OR SLT GAT	2606454-0199					
CD4019BK/12	QUAD AND/OR GATE	49869-9716-4019					
CD4021B	COS/MOS COUNTER	JM38510R05754SEA	1	100	25 uA	18 V	
CD4021BFSR	CMOS LOGIC	JM38510R05754SEA					
CD4021BK/MSR	8-STAGE ST REGSTR	2606454-0211					
CD4023BK/MSR	3 3-IN NAND GATE	2606454-0231	1	100	2.5 uA	18 V	
CD4023BK/MSR	3 3-IN NAND GATE	2606454-0232					
CD40230BK/MSR	3 3-IN NAND GATE	2606454-0238					
CD4024B	COS/MOS COUNTER	JM38510R05655SCA	1	100	25 uA	18 V	
CD4024BMSR	CMOS LOGIC	JM38510R05655SCA					
CD4024BK/MSR	7-STGE BIN CNTR	2606454-0241					
CD4024BK/MSR	7-STGE BIN CNTR	2606454-0242					
CD40257BK/MSR	4 2/1 LN DATA SLCT	2606454-2571	1	100	7.5 uA	18 V	
CD4025BK/MSR	3 3-IN NOR GATE	2606454-0251	1	100	2.5 uA	18 V	
CD40250BK/MSR	3 3-IN NOR GATE	2606454-0258					
CD4027BMSR	CMOS LOGIC	JM38510R05152SEA	1	100	7.5 uA	18 V	
CD4027BK/MSR	2 JK MS FLIP-FLOP	2606454-0271					
CD4027BK/MSR	2 JK MS FLIP-FLOP	2606454-0272					
CD4028BK/MSR	BCD-DECHL DECODER	2606454-0281	1	100	25 uA	18 V	
CD4028BK/MSR	BCD-DECHL DECODER	2606454-0282					
CD4028BK/MSR	BCD-DECHL DECODER	2606454-0288					
CD4029BK/MSR	PRESET UP/DN CTR	2606454-0291	1	100	25 uA	18 V	
CD4030BMSR	CMOS LOGIC	34050969-101 H	1	100	7.5 uA	18 V	
CD4030BK/MSR	4 EXCLUS-OR GATE	2606454-0301					
CD4030BK/MSR	4 EXCLUS-OR GATE	2606454-0308					
CD4031BMSR	CMOS LOGIC	JM38510R05755SEA	1	100	25 uA	18 V	
CD4031BK/MSR	64-STG ST REGSTR	2606454-0311					
CD4032BK/MSR	3 SERIAL ADDER	2606454-0321	1	100	25 uA	18 V	
CD4035BK/MSR	4-STG PAR I/O REG	2606454-0354	1	100	25 uA	18 V	
CD4035BK/MSR	4-STG PAR I/O REG	2606454-0356					
CD4041UB	COS/MOS BUFFER	21-981-4041-01	1	100	7.5 uA	18 V	
CD4041UBK/MSR	4 TRU/COMP BUFFER	2606454-0411					
CD4041UBK/MSR	4 TRU/COMP BUFFER	2606454-0412					
CD4041UBK/MSR	4 TRU/COMP BUFFER	2606454-0418					
CD4041UBKMSR	CMOS LOGIC	JM38510R05555SCA					
CD4046BK/MSR	UP PHAS-LOCK LOOP	2606454-0461	1	100	25 uA	18 V	
CD4047BK/MSR	MONO/ASTRL MULTVR	2606454-0471	1	100	25 uA	18 V	
CD4047BK/MSR	MONO/ASTRL MULTVB	2606454-0472					

DMSP 503/MSUS RADIATION DERATINGS

DATE:01-14-1991

PAGE: 15

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
CD4049BK/MSR	6 BUF/CONV INVERT	2606454-0491	1	ID0	7.5 uA	18 V	
CD4049BK/MSR	6 BUF/CONV INVERT	2606454-0492					
CD4050BMSR	CMOS LOGIC	JN38510R05554SEA	1	ID0	7.5 uA	18 V	
CD4050BK/IS	CMOS 8	2606454-0502					
CD4050BK/MSR	6 BUF/COMP NONINV	2606454-0501					
CD4050BK/MSR	6 BUF/COMP NONINV	2606454-0502					
CD4050BK/MSR	6 BUF/COMP NONINV	2606454-0503					
CD4050BK/MSR	6 BUF/COMP NONINV	2606454-0504					
CD4051BK/MSR	8-CHANL MUX/DEMUX	2606454-0511	1	ID0	25 uA	18 V	
CD4066BK/MSR	4 BILATERL SWITCH	2606454-0661	1	ID0	2.5 uA	18 V	
CD4069BKSR	CMOS LOGIC	JN38510R17401SCA	1	ID0	2.5 uA	18 V	
CD4071BK/MSR	4 2-IN OR GATE	2606454-0711	1	ID0	2.5 uA	18 V	
CD4075BK/MSR	3 3-IN OR GATE	2606454-0751	1	ID0	2.5 uA	18 V	
CD4081BFSR	CMOS LOGIC	JN38510R17001SCA	1	ID0	2.5 uA	18 V	
CD4081BK/MSR	4 2-IN AND GATE	2606454-0811					
CD4502BK/MSR	STRB 6 INV/BUFFER	2606454-5023	1	ID0	7.5 uA	18 V	
CD4508BK/MSR	2 4-BIT LATCH	2606454-5081	1	ID0	25 uA	18 V	
CD4532BK/MSR	8-BIT PROIR ENCDR	2606454-5321	1	ID0	25 uA	18 V	
CD4538BK/MSR	2 PRC MONO MULTVIB	2606454-5381	1	ID0	25 uA	18 V	
CDP1802D	UPRCR 8-BIT CMOS	2613165-1	1	DELTA TYPICAL PROP. DELAY	100 %	VDD = 5 V	NOTE 4
					30 %	VDD = 10 V	
				DELTA ISS	1 mA	VDD = 10 V	
				DELTA ITH	450 nA	VDD = 12 V, VIN = 12 V	
				DELTA IIL	-450 nA	VIN = 0 V	
				DELTA IZL	-450 nA		
				DELTA IR	9 nA	VIN = -23 VDC	
				DELTA I(OFF)	-1.1 uS	VIN = 0 TO 10 V	50 HZ
CT840	RELAY DRIVER, HYBRD	2613163-1	5	ALL	NEGLIGIBLE EFFECT		USE RAD HARD PART BY HARRIS
6118AL	6 CHAN FET SWITCH	21-926-0001-00W					
6C108B1-905	MHV VAR CAPAC	2613123-1	5				
6P511AK	8-BIT BIDIR CNVTR	2617281-1	0.5				
			1	ID0	5 mA	PER SCD	
				ICC	0.2 mA		
				I(IN) MAX	+/- 60 uA	CMOS TO TTL	
				IOH MIN	-2.5 mA (MAX)	TTL TO CMOS	
				IOL MIN	4.2 mA (MIN)	TTL TO CMOS	
				I(OUT) MAX	-0.5 mA		
				IIL MAX	-0.5 mA		

DMSP 503/NSUS RADIATION DERATINGS

PAGE: 16
DATE: 01-14-1991

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
HA-2541-B	WITHDRAWN	2613161-1		I _{HH} MAX	-0.35 mA	CMOS TO TTL	
HI-508A	8-CH MUX	2613162-1		DELTA T _{PHL}	40 ns	CMOS TO TTL	
HS-508ARH	8-CH MUX		1	DELTA T _{PLH}	40 ns		
HS-508RH			2	ALL	UNACCEPTABLE		Use HS-500ARH '90 CRT. Rad Hard Process.
			1	ID(OFF)	500 nA		
			2	DELTA R ON	40 OHMS		
				DELTA ID OFF	5 mA		
HS-65262RH	16K SRAM, CMOS	2606423-1	2	DELTA I ₀₂	3 uA		
				DELTA T _{AVQV}	30 nS		
				DELTA T _{SLOV}	30 nS		
				DELTA T _{AVAX}	30 nS		
			5	DELTA V _{HOC}	NO EFFECT		
				DELTA V _M	NO EFFECT		
J8-830	HALL GENERATOR	2613130-1	5	DELTA I _S (OFF)	10 nA		
				DELTA I _D (OFF)	10 nA		
				DELTA I _S (ON) +	10 nA		
				DELTA I _D (ON)			
LIA3548	MEU ARA, CMOS LSI	2613183-1	5	DELTA V _S	-7.98 mV		
LF11202D	QUAD JFET SWITCHES	34048608-001		DELTA I _{B+}	250 nA		
				DELTA I _{B-}	375 nA		
				DELTA I _{OS}	140 nA		
			1.5	DELTA V _{OS}	-23.5 mV		
				DELTA I _{B+}	450 nA		
				DELTA I _{B-}	630 nA		
				DELTA I _{OS}	250 nA		
LF11202D	QUAD JFET SWITCHES	34048608-002		DELTA V _S	-0.3 mV		
LM00326	FET OP AMP, HYBRID	2613158-1		DELTA I _{B+}	250 nA		
LM101A	OP AMP	M38510/1010356C		DELTA I _{B-}	375 nA		
LM101A	OP AMP	JM38510/1010356A		DELTA I _{OS}	140 nA		
LM101AH	OP AMP	JM38510/1010356A	1	DELTA V _{OS}	-23.5 mV		
				DELTA I _{B+}	450 nA		
				DELTA I _{B-}	630 nA		
				DELTA I _{OS}	250 nA		
LM108A	OP AMP	M38510/1010456C		DELTA V _S	-0.3 mV		
LM108AF	LIN OP AMP	JM38510/1010456A		DELTA I _{B+}	250 nA		
LM108AF	LIN OP AMP	S962012351304		DELTA I _{B-}	375 nA		
LM108AF	OP AMP	JM38510/1010456A		DELTA I _{OS}	140 nA		
LM108AH	LIN OP AMP	JM38510/1010456A	1	DELTA V _{OS}	-0.3 mV		

SHIELD TO RAD LEVEL 0.5

SW OFF, S=+ 10, D=-10
SW OFF, S=+ 10, D=-10
SW ON

LEAKAGE

VCC=+/-15 V, VIN=+/-1 V Must be considered highly conservative as most devices improve markedly if allowed to recover under bias.

DMSP 503/NSUS RADIATION DERATINGS

PAGE: 17

DATE: 01-14-1991

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
			1.0	DELTA VOS DELTA IB+	-0.5 mV 8.9 nA		
				DELTA IB-	15 nA		
				DELTA IOS	-18 nA		
			1.5	DELTA VOS	-0.85 mV		
				DELTA IB+	14 nA		
				DELTA IB-	63 nA		
				DELTA IOS	-35 nA		
			2	DELTA VOS	-1.5 mV		
				DELTA IB+	20 nA		
				DELTA IB-	97 nA		
				DELTA IOS	-57 nA		
LM108AH	LIN OP AMP	5962012351277					
LM108AH	OP AMP	JM38510/1010456C	5	DELTA VOS	0.5 mV	V = +/- 15 V, RS=50 OHMS Rad Hard special part by NSC.	
				DELTA IOS	2 nA	V = +/- 15 V	
				DELTA IB	30 nA	V = +/- 15 V	
				AOL	120 V / mV	V = +/- 15 V, RL = 10 K	
LM109	5V REGULATOR	5962012351278	5	VOUT	5 V +/- 5 %	VIN = 10 V, IC = 10 mA LAUNCH USE ONLY	
LM110H	VOLT FOLLOWER	34054650-001	1	DELTA VOS	1.6 mV	VCC = +/- 15 V, DELTA VIN = 0 V	
				DELTA I BIAS	-20 nA		
			3	DELTA VOS	2.5 mV		
				DELTA I BIAS	56 nA		
LM110H/8838	VOLT FOLLOWER	34072840-001 A					
LM111H	VOLT COMPARTOR	JM38510/1030456A	1	DELTA VOS	5 mV	V +/- = 15 V	PRELIM.- MAY NEED TO SWITCH FROM NSC TO PMI
				DELTA IOS	100 nA	V +/- = 15 V	
				DELTA IB	1 uA	V +/- = 15 V	
			5	DELTA VOS	50 mV		PRELIM.- MAY NEED TO SWITCH FROM NSC TO PMI
				DELTA IOS	500 nA		
				DELTA IB	2 uA		
LM111H	VOLT COMPARTOR	5962012351280					
LM111H	VOLT COMPARTOR	JM38510/1030456A					
LM111H	VOLT COMPARTOR	M38510/1030456C					
LM111H	OP AMP	49869-9716-S111					
LM111H	VOLT COMPARTOR	JM38510/1030456A					
LM111H	VOLT COMPARTOR	JM38510/1030456C	1.5	DELTA VOS	0.7 mV		SUBS. FOR LM111 BY NSC
				DELTA IOS	35 nA		

DATE:01-14-1991

PAGE: 18

DMSP 503/NSUS RADIATION DERATINGS

RAD

GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
LM117HVH	IC, REG. VOLT	071437-000-001	1	DELTA IB	-60 nA		
				DELTA VOUT LOW	0	IOUT = 50 mA	
				DELTA ICES	70 uA	VOUT = 50 V	
				DELTA VOS	20 mV		
				DELTA IOS	0.7 uA		
				DELTA IB	-0.1 TO +1.0 uA		
				DELTA VOUT LOW	0.08 V	IOUT = 50 mA	
				DELTA ICES	0.2 mA	VOUT = 50 V	
				DELTA ISINK	-8 mA	VOUT = 0.5 V	
				LINE REG.	+/- 30 mV	VIN = 10 -15 V, ILOAD = 100 mA	
LM118	LIN OP AMP	JN38510/101075GA	1	DELTA VOUT	0.21 V	VIN = 10 V, ILOAD = 10 mA	
				DELTA VREF	37.5 mV	VIN = 10 V, ILOAD = 10 mA	
				IADJ	100 uA	VIN = 10 V, ILOAD = 10 mA	
				DELTA VOS	10 mV	VS = +/- 15 V, RL = 2 KOHMS	
				DELTA IOS	20 nA	VS = +/- 15 V, RL = 2 KOHMS	
LM118 LM124	OP AMP QUAD OP AMP	JN38510/101075GA JN38510/110055CA	2	DELTA IB	200 nA	VS = +/- 15 V, RL = 2 KOHMS	
				DELTA IS	4 mA	V = 30 V	
				DELTA VOS	6 mV	V = 30 V	
				DELTA IOS	80 nA	V = 30 V	
				DELTA +/- IB	350 nA	V = 30 V	
				AOL	35 K	V = 30 V	
				CMRR	90 dB	V = 30 V	
				DELTA IS	2 mA	V = 30 V	
				DELTA VOS	3 mV	V = 30 V	
				DELTA IOS	40 nA	V = 30 V	
LM1248CC LM139	LIN QUAD OP AMP LIN QUAD COMPT	5962012351284 5962012351289	1	DELTA +/- IB	200 nA	V = 30 V	
				AOL	50 K	V = 30 V	
				CMRR	100 dB	V = 30 V	
				DELTA VOS	10 mV	VT = 5 V	

DATE: 01-14-1991

PAGE: 19

DMSP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
LM139	QUAD COMP	JM38510/11201SCA		DELTA IOS	100 nA	VT = 5 V, RLOAD = OPEN	
LM139AF	VOLT AMP	34054653-001		DELTA IB	400 nA	VT = 5 V, VO = 1.4 V	
LM139AJ/883B	VOLT AMP	34072841-001 A		SUPPLY CURRENT	2 mA	VT = 5 V	
LM139F	QUAD COMPARATOR	M38510/11201SDA		V OFFSET RS	4.4 mV	VT = 5 V	
LM140AH-15	IC, REG, VOLT	97020-ESD-103	5	I(OFFSET)	100 nA	VT = 5 V	
				I(BIAS)	477 nA	VT = 15 V, RLOAD = 15 KOHMS	
				AOL	50 V / mV	VT = 5 V, ISINK = 3 mA VIN(DIFF) = -1 VDC	
				VOUT(LOW)	0.4 V		
				DELTA VOUT	0.1 V	VD = +/- 10 V, VIN = 18 - 30 V, IOUT = 0.1 A	
				DELTA IB	-0.6 mA	VD = +/- 10 V, VIN = 18 - 30 V, IOUT = 0.1 A	
				DELTA LINE REG	60 mV	VD = +/- 10 V, VIN = 18 - 30 V, IOUT = 0.1 A	
				DELTA LOAD REG	20 mV	VD = +/- 10 V, VIN = 18 - 30 V, IOUT = 0.1 A	
				RIP REJ	-12 DB	IO = 5 to 100 mA f = 120 HZ	
				DELTA VDS	4.7 mV	VCC = 30 V	
				DELTA IOS	5 nA		
				DELTA IB	30 nA		
				DELTA VREF	3 %	VIN = 12 V, IC = 1 mA	
				DELTA LINE REG	25 mV	VIN = 12-15V, IL = 1mA	
				DELTA LOAD REG	25 mV	VIN = 12, VIL = 1-50 mA	
				DELTA VDS	0.4 mV		
				DELTA IB+	14 nA		
				DELTA IB-	25 nA		
				DELTA IOS	10 nA		
							Input bias strongly affects radiation effects.
LM158AH	DUAL OP AMP	2613157-1	1				
LM158AH	DUAL OP AMP	34050978-001					
LM723H	VOLT REGULATOR	5962012351292	5				
LM723H	VOLT REGULATOR	JM38510/10201S1A					
LM741	OP AMP	JM38510/10101SGX	0.75				

DATE:01-14-1991

PAGE: 20

DN5P 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
LM741	OP AMP	317939	1	DELTA AOL	-17 dB	+/-15 V	
LM741AH	LIN OP AMP	JM38510/1010156A		DELTA VDS(abs)	2.4 mV	+/-15 V	
LM747AH	DUAL OP AMP	JM38510/1010251A	0.5	DELTA IB	200 nA	+/-15 V	
				DELTA IOS(abs)	60 nA	+/-15 V	
			5	DELTA AOL	-40 dB	+/-15 V	OLD DATA,
				DELTA IB	300 nA	+/-15 V	
				DELTA IOS(abs)	150 nA	+/-15 V	
				DELTA VDS(abs)	40 mV	+/-15 V	
				DELTA VDS	-10 mV	VCC = +15 V, 0 V; DELTA VIN = 0	Fails between 0.5 and 1.0 rad levels.
LM747H	DUAL OP AMP	JM38510/1010251A		DELTA I(+BIAS)	70 nA		82S191.
M38510/210025JA	2K18-BT BPLR PROM	2613174-1	5	DELTA I(-BIAS)	110 nA		PARTS BY NSC ARE SOFT. SEE DERATING FOR RAD HARD MICREL PART.
M42141	MICROWAVE	317844	0.1	DELTA I OFFSET	30 nA		MICREL RAD HARD PART
M54C906	CMOS BUFFER	2613171-1					PARTS BY NSC ARE SOFT. SEE DERATING FOR RAD HARD MICREL PART.
M54C906	CMOS BUFFER	TBD	5				MICREL RAD HARD PART
M70C97	TRI-STATE DRIVER	2613169-1	0.1				
M70C97	TRI-STATE DRIVER	TBD	5				
M5556	RF	317944	5				
OP-27L	OP AMP, PREC.	2629568-1	1.5			RS = 50 OHMS	PHI Part
				DELTA IB	1.7 uA		
				IOS	63 nA		
				AOL	1015 V/mV	RL=2 KOHMS, VO=+/-10 V	
			3.0	DELTA IB	3000 nA		
				IOS	150 nA		
				VOS	0.15 mV		
			6	VOS	80 uV	RS = 50 OHMS	
				DELTA IB	3.5 uA		
				IOS	540 nA		
				AOL	500 V/mV	RL=2 KOHMS, VO=+/-10 V	LM741 Substitute
OP-02AJ	OP AMP		5	DELTA VDS	0.8 mV	50 OHMS	
				IB	140 nA		
				DELTA IOS	5 nA		
				AOL	25 V / mV	2 KOHMS, VO = +/- 10 V	

DNSP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
OP-14AJ	OP AMP		3	DELTA VOS IB	0.8 mV 120 nA		
				DELTA IOS	2 nA		
				AOL	40 V/mV	2 KOHMS, VO = +/- 10 V	
				AOL	200 V/mV	600 OHM, VO = +/- 10 V	
				AOL	100 V/mV		
			5	DELTA VOS IB	2.3 mV 80 nA	50 OHMS	LM747 Substitute
				DELTA IOS	6 nA		
				AOL	20 V/mV		
			3	DELTA VOS IB	1 mV 70 nA	2 KOHMS, VO = +/- 10 V 50 OHMS	PMI Part
				DELTA IOS	4.5 nA		
				AOL	25 V/mV		
			1.5	DELTA VOS IB	0.5 mV 50 nA	50 OHMS	PMI Part
				DELTA IOS	2 nA		
				AOL	40 V/mV		
OP-07	IC, OP AMP	97020-000-084 B	1.2	DELTA VOS DELTA IOS DELTA IB	1 mV 23 nA 80 nA	2 KOHMS VS = +/- 15 V	
				DELTA PSRR	24 uV / V		
				GBWP	-0.2 MHz		
				DELTA SLEW RATE	-0.6 V / uS		
SNP-11AY	AMP, SAMPLE/HOLD S/H AMP	2613200-40 2593954-1	3	DELTA VOS DELTA IB DELTA SLEW QTRANS	12 mV 0.25 mA -7 V / uS 4.3 nC		
				DELTA IIL DELTA IIH	25 uA 3.3 nA		
				DELTA VDRPOOP	5.3 V	VIN = +/- 5 V	
				DELTA I DROOP	24 nA	VIN = +/- 5 V	
SN5406J	HEX INVERTER	M38510/008015CA	5	ALL	NEGLECTIBLE EFFECT		
SN54100W	QUAD NAND GATE	M38510/020045DB	5	ALL	NEGLECTIBLE EFFECT		
SN54100W	QUAD NAND GATE	M38510/020045DA	5	ALL	NEGLECTIBLE EFFECT		
SN54173W	DUAL FLIP FLOP	M38510/021038DB	5	ALL	NEGLECTIBLE EFFECT		
SN54193W	4-BIT COUNTER	M38510/025025DA	5	ALL	NEGLECTIBLE EFFECT		

DMSP 503/NSUS RADIATION DERATINGS

GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS		REMARKS
SN54L95M	4-BIT SHIFT REG	M38510/02801SDA	5	ALL	NEGLECTIBLE EFFECT			
SN5406J	HEX INVERTER	M38510/00801SCA	5	ALL	NEGLECTIBLE EFFECT			
SNH54LS26W-00	LPSITL BUFF/DRV DC	M38510/32102SDA	5	ALL	NEGLECTIBLE EFFECT			
TA12702	16K SRAM CMOS/SOS	2613802-1	1	ALL	NOT SPECIFIED			NOT AVAILABLE
TA12702	16K SRAM CMOS/SOS	2613802-2	1	ALL	NOT SPECIFIED			NOT AVAILABLE
TA12736	MEU, CMOS SOS LSI	3261412-1		ALL	UNAVAILABLE			
UA723	VOLTAGE REGULATOR	49849-9716-5723	1	LOAD REG.	0.35 % MAX	VIN = 15 V, ILOAD = 1 mA to 50 mA		
UA741A	OP AMP	49849-9716-5741		DELTA VOUT	-0.34 %, +11.1 %	VIN = 15 V, IOUT = 1 mA		
ULS-2804H-883	DARLINGTON ARRAY	2629736-1 C	2	DELTA VCE(SAT)	0.05 V	IC = 35 mA		
				DELTA VCE(SAT)	0.02 V	IC = 212 mA		
				DELTA VCE(SAT)	0.02 V	IC = 359 mA		
				DELTA (1/HFE)	0.005	IC = 30 mA		
				DELTA (1/HFE)	0.003	IC = 200 mA		
18D	CRYSTAL	3117942	5	DELTA f/f	20 ppm			
178D	5.12 MHZ CRYSTAL	49835-9716	5	DELTA f	20 HZ			
PUI20	QUARTZ CRYSTAL	PS0258-8, Rev6		DELTA f/f	20 ppm			
PUI20	QUARTZ CRYSTAL	PS0258-9, Rev6						
PUI20	QUARTZ CRYSTAL	PS0258-10, Rev6						
PUI20	QUARTZ CRYSTAL	PS0258-11, Rev6						

NOTE 1

Explanation of DELTA (1/hFE) Calculations

A primary effect of ionizing particulate radiations on bipolar transistors is degradation of forward current gain, hFE. This degradation is dependent upon the initial gain (hFE0), operating point of the transistor and radiation exposure. DELTA (1/hFE) measures the radiation degradation. The hFE of a transistor after exposure to ionizing radiation can be estimated using the following expression:

$$hFE(FINAL) = 1/[1/hFE(Initial) + DELTA (1/hFE)]$$

Degraded hFE values should be based on DELTA (1/hFE) values shown for the same collector current value IC as the application. If no data are available at that IC, then values for the next lower IC should be used if IC is below the preexposure gain peak. If IC is above the preexposure gain peak, DELTA (1/hFE) values for the next higher IC should be used. The gain versus IC relation is generally in vendor catalogs.

NOTE 2

CMOS parts in this CD4000BX/YYR family are sensitive to ionization damage. In addition to the larger quiescent currents (at 18V) shown here, TPLH and TPHL increase as shown below. Also VTN can have a minimum value of 0.3V, VTP can have a maximum value of 2.8V and the delta VT's can be 1.4V maximum. The VT changes may effect non-standard parameters shown in the current Harris Hi-Rel 1990 catalog. When R is replaced by H as the final part number suffix, the part has a nominal Rad level capability of 10 (ten) and the IDD derating is unchanged. IDD values can be assumed as linear with VDD.

RAD LEVEL			
1	2.5	5	LOAD

Delta Propagation Delay, %, compared to typical preradiation value.

VDD = 5V	20	50	80	<50pF, 200Kohm
VDD = 10V	8	15	25	

NOTE 3

Hardness assured by vendor (RCA), per part specification.

NOTE 4

Typical values assumed to be 50% of maximum 25°C value. Tentative and subject to revision.